參數(shù)資料
型號: ATMEGA1284-PU
廠商: Atmel
文件頁數(shù): 157/160頁
文件大小: 0K
描述: IC MCU AVR 128K FLASH 40PDIP
產(chǎn)品培訓(xùn)模塊: MCU Product Line Introduction
megaAVR Introduction
標(biāo)準(zhǔn)包裝: 10
系列: AVR® ATmega
核心處理器: AVR
芯體尺寸: 8-位
速度: 20MHz
連通性: I²C,SPI,UART/USART
外圍設(shè)備: 欠壓檢測/復(fù)位,POR,PWM,WDT
輸入/輸出數(shù): 32
程序存儲器容量: 128KB(64K x 16)
程序存儲器類型: 閃存
EEPROM 大?。?/td> 4K x 8
RAM 容量: 16K x 8
電壓 - 電源 (Vcc/Vdd): 1.8 V ~ 5.5 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 8x10b
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 85°C
封裝/外殼: 40-DIP(0.600",15.24mm)
包裝: 管件
配用: ATSTK600-RC05-ND - STK600 ROUTING CARD AVR
96
8272E–AVR–04/2013
ATmega164A/PA/324A/PA/644A/PA/1284/P
Figure 15-3. Output Compare unit, block diagram.
The OCR0x Registers are double buffered when using any of the Pulse Width Modulation
(PWM) modes. For the normal and Clear Timer on Compare (CTC) modes of operation, the dou-
ble buffering is disabled. The double buffering synchronizes the update of the OCR0x Compare
Registers to either top or bottom of the counting sequence. The synchronization prevents the
occurrence of odd-length, non-symmetrical PWM pulses, thereby making the output glitch-free.
The OCR0x Register access may seem complex, but this is not case. When the double buffering
is enabled, the CPU has access to the OCR0x Buffer Register, and if double buffering is dis-
abled the CPU will access the OCR0x directly.
15.5.1
Force Output Compare
In non-PWM waveform generation modes, the match output of the comparator can be forced by
writing a one to the Force Output Compare (FOC0x) bit. Forcing Compare Match will not set the
OCF0x Flag or reload/clear the timer, but the OC0x pin will be updated as if a real Compare
Match had occurred (the COM0x1:0 bits settings define whether the OC0x pin is set, cleared or
toggled).
15.5.2
Compare Match Blocking by TCNT0 Write
All CPU write operations to the TCNT0 Register will block any Compare Match that occur in the
next timer clock cycle, even when the timer is stopped. This feature allows OCR0x to be initial-
ized to the same value as TCNT0 without triggering an interrupt when the Timer/Counter clock is
enabled.
15.5.3
Using the Output Compare Unit
Since writing TCNT0 in any mode of operation will block all Compare Matches for one timer
clock cycle, there are risks involved when changing TCNT0 when using the Output Compare
Unit, independently of whether the Timer/Counter is running or not. If the value written to TCNT0
equals the OCR0x value, the Compare Match will be missed, resulting in incorrect waveform
OCFnx (Int.Req.)
= (8-bit Comparator )
OCRnx
OCnx
DATA BUS
TCNTn
WGMn1:0
Waveform Generator
top
FOCn
COMnX1:0
bottom
相關(guān)PDF資料
PDF描述
VE-B2M-IY-F3 CONVERTER MOD DC/DC 10V 50W
VE-B2M-IY-F2 CONVERTER MOD DC/DC 10V 50W
ATMEGA3250V-8AU IC AVR MCU 32K 8MHZ 100TQFP
ATMEGA3250-16AU IC AVR MCU 32K 16MHZ 100TQFP
VE-B2L-IY-F3 CONVERTER MOD DC/DC 28V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ATMEGA1284P-XPLD 功能描述:開發(fā)板和工具包 - AVR MEGA-1284P Xplained Evaluation kit RoHS:否 制造商:Arduino 產(chǎn)品:Evaluation Boards 工具用于評估:ATMega32U4 核心:AVR 接口類型:I2C, UART, USB 工作電源電壓:6 V to 20 V
ATMEGA1284RFR2-ZF 制造商:Atmel Corporation 功能描述:2.4GHZ 128K SOC 48PIN IND 125C TRAY - Trays 制造商:Atmel Corporation 功能描述:IC MCU 8BIT 128KB FLASH 48VQFN 制造商:Atmel Corporation 功能描述:2.4GHZ 128K SOC 48pin Ind 125C Tray
ATMEGA1284RFR2-ZFR 制造商:Atmel Corporation 功能描述:2.4GHZ 128K SOC 48 PIN IND125C T&R - Tape and Reel 制造商:Atmel Corporation 功能描述:IC MCU 8BIT 128KB FLASH 48VQFN 制造商:Atmel Corporation 功能描述:2.4GHZ 128K SOC 48 pin Ind125C T&R
ATMEGA1284RFR2-ZU 制造商:Atmel Corporation 功能描述:2.4GHZ 802.15.4 128K SOC 48PIN TRAY - Trays 制造商:Atmel Corporation 功能描述:IC MCU 8BIT 128KB FLASH 48VQFN 制造商:Atmel Corporation 功能描述:2.4GHZ 802.15.4 128K SOC 48pin Tray
ATMEGA1284RFR2-ZUR 制造商:Atmel Corporation 功能描述:2.4GHZ 802.15.4 128K SOC 48PIN T&R - Tape and Reel 制造商:Atmel Corporation 功能描述:IC MCU 8BIT 128KB FLASH 48VQFN 制造商:Atmel Corporation 功能描述:2.4GHZ 802.15.4 128K SOC 48pin T&R