- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381512 > AT91M40807-33AI (ATMEL CORP) Microcontroller PDF資料下載
參數(shù)資料
| 型號： | AT91M40807-33AI |
| 廠商： | ATMEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Microcontroller |
| 中文描述： | 32-BIT, MROM, 33 MHz, RISC MICROCONTROLLER, PQFP100 |
| 封裝： | 1.40 MM HEIGHT, TQFP-100 |
| 文件頁數(shù)： | 9/153頁 |
| 文件大?。?/td> | 1837K |
| 代理商： | AT91M40807-33AI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁
9
AT91X40 Series
1354D
–
ATARM
–
05/02
To enter tri-state mode, the pin NTRI must be held low during the last 10 clock cycles
before the rising edge of NRST. For normal operation, the pin NTRI must be held high
during reset, by a resistor of up to 400K Ohm.
NTRI is multiplexed with I/O line P21 and USART 1 serial data transmit line TXD1.
Standard RS-232 drivers generally contain internal 400K Ohm pull-up resistors. If TXD1
is connected to a device not including this pull-up, the user must make sure that a high
level is tied on NTRI while NRST is asserted.
JTAG/ICE Debug
ARM standard embedded In-circuit Emulation is supported via the JTAG/ICE port. The
pins TDI, TDO, TCK and TMS are dedicated to this debug function and can be con-
nected to a host computer via the external ICE interface.
In ICE Debug Mode, the ARM7TDMI core responds with a non-JTAG chip ID that identi-
fies the microcontroller. This is not fully IEEE1149.1 compliant.
Memory Controller
The ARM7TDMI processor address space is 4G bytes. The memory controller decodes
the internal 32-bit address bus and defines three address spaces:
Internal Memories in the four lowest megabytes
Middle Space reserved for the external devices (memory or peripherals) controlled
by the EBI
Internal Peripherals in the four highest megabytes
In any of these address spaces, the ARM7TDMI operates in Little-Endian Mode only.
Internal Memories
The AT91X40 Series Microcontrollers integrate one or two banks of internal static
SRAM and/or one bank of ROM. All internal memories are 32 bits wide and single-clock
cycle accessible. Byte (8-bit), halfword (16-bit) or word (32-bit) accesses are supported
and are executed within one cycle. Fetching Thumb or ARM instructions is supported
and internal memory can store twice as many Thumb instructions as ARM ones.
All the AT91X40 Series Microcontrollers integrate a primary 8-Kbyte or 256-Kbyte
SRAM bank, accessible at address 0x0 (after the remap).
The AT91R40807 integrates a secondary SRAM memory bank of 128K bytes at
address 0x10 0000. This secondary bank can be used to emulate the ROM of the
AT91M40807.
The AT91M40807 Microcontroller integrates 128K bytes of internal ROM at address
0x10 0000. It offers a reduced-cost option of the AT91R40807 for high-volume applica-
tions in which the software is stable.
Using Internal Memories
The primary RAM bank is always mapped at address 0x30 0000 before remap and at
address 0x0 after the remap, allowing ARM7TDMI exception vectors to be modified by
the software. Making the RAM bank accessible before remap allows the user to copy
ARM exception vectors and boot code into the bank prior to remap.
The rest of the bank can be used for stack allocation to speed up context saving and
restoration, or as data and program storage for critical algorithms.
Placing the SRAM on-chip and using a 32-bit data bus bandwidth maximizes microcon-
troller performance while minimizing system power consumption. The 32-bit bus
optimizes use of the ARM instruction set and offers the ability to process data wider than
16 bits, thus making optimal use of the ARM7TDMI advanced performance.
The capability to update application software dynamically in an internal SRAM bank
adds an extra dimension to the AT91X40 Series Microcontrollers.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AT91M42800-33AI | AT91 ARM Thumb Microcontrollers |
| AT91M42800-33CI | AT91 ARM Thumb Microcontrollers |
| AT91M42800A-33AI | Single 2-Input Exclusive OR Gate |
| AT91M42800A-33CI | IC LOGIC 1G86 SINGLE 2-INPUT EXCLUSIVE-OR GATE -40+85C SC-70-5 3000/REEL |
| AT91M42800A | AT91 ARM Thumb Microcontrollers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AT91M42800 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:AT91 ARM Thumb Microcontrollers |
| AT91M42800-33AI | 功能描述:IC ARM7 MCU 144 TQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:AT91 標(biāo)準(zhǔn)包裝:9 系列:87C 核心處理器:8051 芯體尺寸:8-位 速度:40/20MHz 連通性:UART/USART 外圍設(shè)備:POR，WDT 輸入/輸出數(shù):32 程序存儲器容量:32KB（32K x 8） 程序存儲器類型:OTP EEPROM 大小:- RAM 容量:256 x 8 電壓 - 電源 (Vcc/Vdd):4.5 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:0°C ~ 70°C 封裝/外殼:40-DIP（0.600"，15.24mm） 包裝:管件 |
| AT91M42800-33CI | 功能描述:IC ARM7 MCU 144 BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:AT91 標(biāo)準(zhǔn)包裝:9 系列:87C 核心處理器:8051 芯體尺寸:8-位 速度:40/20MHz 連通性:UART/USART 外圍設(shè)備:POR，WDT 輸入/輸出數(shù):32 程序存儲器容量:32KB（32K x 8） 程序存儲器類型:OTP EEPROM 大小:- RAM 容量:256 x 8 電壓 - 電源 (Vcc/Vdd):4.5 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:0°C ~ 70°C 封裝/外殼:40-DIP（0.600"，15.24mm） 包裝:管件 |
| AT91M42800A | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:AT91 ARM Thumb Microcontrollers |
| AT91M42800A_0203 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:AT91 ARM Thumb Microcontrollers |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。