- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄381512 > AT91M40807-33AI (ATMEL CORP) Microcontroller PDF資料下載
參數(shù)資料
| 型號(hào)： | AT91M40807-33AI |
| 廠商： | ATMEL CORP |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | Microcontroller |
| 中文描述： | 32-BIT, MROM, 33 MHz, RISC MICROCONTROLLER, PQFP100 |
| 封裝： | 1.40 MM HEIGHT, TQFP-100 |
| 文件頁(yè)數(shù)： | 71/153頁(yè) |
| 文件大?。?/td> | 1837K |
| 代理商： | AT91M40807-33AI |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)當(dāng)前第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)
71
AT91X40 Series
1354D
–
ATARM
–
05/02
Standard Interrupt
Sequence
It is assumed that:
The Advanced Interrupt Controller has been programmed, AIC_SVR are loaded
with corresponding interrupt service routine addresses and interrupts are enabled.
The Instruction at address 0x18(IRQ exception vector address) is
ldr pc, [pc, # - &F20]
When NIRQ is asserted, if the bit I of CPSR is 0, the sequence is:
1.
The CPSR is stored in SPSR_irq, the current value of the Program Counter is
loaded in the IRQ link register (r14_irq) and the Program Counter (r15) is loaded
with 0x18. In the following cycle during fetch at address 0x1C, the ARM core
adjusts r14_irq, decrementing it by 4.
2.
The ARM core enters IRQ Mode, if it is not already.
3.
When the instruction loaded at address 0x18 is executed, the Program Counter
is loaded with the value read in AIC_IVR. Reading the AIC_IVR has the following
effects:
–
Set the current interrupt to be the pending one with the highest priority. The
current level is the priority level of the current interrupt.
–
De-assert the NIRQ line on the processor. (Even if vectoring is not used,
AIC_IVR must be read in order to de-assert NIRQ)
–
Automatically clear the interrupt, if it has been programmed to be edge
triggered
–
Push the current level on to the stack
–
Return the value written in the AIC_SVR corresponding to the current
interrupt
4.
The previous step has effect to branch to the corresponding interrupt service
routine. This should start by saving the Link Register(r14_irq) and the
SPSR(SPSR_irq). Note that the Link Register must be decremented by 4 when it
is saved, if it is to be restored directly into the Program Counter at the end of the
interrupt.
5.
Further interrupts can then be unmasked by clearing the I bit in the CPSR, allow-
ing re-assertion of the NIRQ to be taken into account by the core. This can occur
if an interrupt with a higher priority than the current one occurs.
6.
The Interrupt Handler can then proceed as required, saving the registers which
will be used and restoring them at the end. During this phase, an interrupt of pri-
ority higher than the current level will restart the sequence from step 1. Note that
if the interrupt is programmed to be level sensitive, the source of the interrupt
must be cleared during this phase.
7.
The I bit in the CPSR must be set in order to mask interrupts before exiting, to
ensure that the interrupt is completed in an orderly manner.
8.
The End Of Interrupt Command Register (AIC_EOICR) must be written in order
to indicate to the AIC that the current interrupt is finished. This causes the cur-
rent level to be popped from the stack, restoring the previous current level if one
exists on the stack. If another interrupt is pending, with lower or equal priority
than old current level but with higher priority than the new current level, the NIRQ
line is re-asserted, but the interrupt sequence does not immediately start
because the I bit is set in the core.
9.
The SPSR (SPSR_irq) is restored. Finally, the saved value of the Link Register is
restored directly into the PC. This has effect of returning from the interrupt to
whatever was being executed before, and of loading the CPSR with the stored
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AT91M42800-33AI | AT91 ARM Thumb Microcontrollers |
| AT91M42800-33CI | AT91 ARM Thumb Microcontrollers |
| AT91M42800A-33AI | Single 2-Input Exclusive OR Gate |
| AT91M42800A-33CI | IC LOGIC 1G86 SINGLE 2-INPUT EXCLUSIVE-OR GATE -40+85C SC-70-5 3000/REEL |
| AT91M42800A | AT91 ARM Thumb Microcontrollers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AT91M42800 | 制造商:ATMEL 制造商全稱(chēng):ATMEL Corporation 功能描述:AT91 ARM Thumb Microcontrollers |
| AT91M42800-33AI | 功能描述:IC ARM7 MCU 144 TQFP RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:AT91 標(biāo)準(zhǔn)包裝:9 系列:87C 核心處理器:8051 芯體尺寸:8-位 速度:40/20MHz 連通性:UART/USART 外圍設(shè)備:POR，WDT 輸入/輸出數(shù):32 程序存儲(chǔ)器容量:32KB（32K x 8） 程序存儲(chǔ)器類(lèi)型:OTP EEPROM 大小:- RAM 容量:256 x 8 電壓 - 電源 (Vcc/Vdd):4.5 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:0°C ~ 70°C 封裝/外殼:40-DIP（0.600"，15.24mm） 包裝:管件 |
| AT91M42800-33CI | 功能描述:IC ARM7 MCU 144 BGA RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:AT91 標(biāo)準(zhǔn)包裝:9 系列:87C 核心處理器:8051 芯體尺寸:8-位 速度:40/20MHz 連通性:UART/USART 外圍設(shè)備:POR，WDT 輸入/輸出數(shù):32 程序存儲(chǔ)器容量:32KB（32K x 8） 程序存儲(chǔ)器類(lèi)型:OTP EEPROM 大小:- RAM 容量:256 x 8 電壓 - 電源 (Vcc/Vdd):4.5 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:0°C ~ 70°C 封裝/外殼:40-DIP（0.600"，15.24mm） 包裝:管件 |
| AT91M42800A | 制造商:ATMEL 制造商全稱(chēng):ATMEL Corporation 功能描述:AT91 ARM Thumb Microcontrollers |
| AT91M42800A_0203 | 制造商:ATMEL 制造商全稱(chēng):ATMEL Corporation 功能描述:AT91 ARM Thumb Microcontrollers |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。