參數(shù)資料
型號: AT91M40807-33AI
廠商: ATMEL CORP
元件分類: 微控制器/微處理器
英文描述: Microcontroller
中文描述: 32-BIT, MROM, 33 MHz, RISC MICROCONTROLLER, PQFP100
封裝: 1.40 MM HEIGHT, TQFP-100
文件頁數(shù): 125/153頁
文件大小: 1837K
代理商: AT91M40807-33AI
125
AT91X40 Series
1354D
ATARM
05/02
Figure 45.
Clock Control
Timer Counter Operating
Modes
Each Timer Counter channel can independently operate in two different modes:
Capture Mode allows measurement on signals
Waveform Mode allows wave generation
The Timer Counter Operating Mode is programmed with the WAVE bit in the TC Mode
Register. In Capture Mode, TIOA and TIOB are configured as inputs. In Waveform
Mode, TIOA is always configured to be an output and TIOB is an output if it is not
selected to be the external trigger.
Trigger
A trigger resets the counter and starts the counter clock. Three types of triggers are
common to both modes, and a fourth external trigger is available to each mode.
The following triggers are common to both modes:
Software Trigger: Each channel has a software trigger, available by setting SWTRG
in TC_CCR.
SYNC: Each channel has a synchronization signal SYNC. When asserted, this
signal has the same effect as a software trigger. The SYNC signals of all channels
are asserted simultaneously by writing TC_BCR (Block Control) with SYNC set.
Compare RC Trigger: RC is implemented in each channel and can provide a trigger
when the counter value matches the RC value if CPCTRG is set in TC_CMR.
The Timer Counter channel can also be configured to have an external trigger. In Cap-
ture Mode, the external trigger signal can be selected between TIOA and TIOB. In
Waveform Mode, an external event can be programmed on one of the following signals:
TIOB, XC0, XC1 or XC2. This external event can then be programmed to perform a trig-
ger by setting ENETRG in TC_CMR.
If an external trigger is used, the duration of the pulses must be longer than the system
clock (MCK) period in order to be detected.
Whatever the trigger used, it will be taken into account at the following active edge of the
selected clock. This means that the counter value may not read zero just after a trigger,
especially when a low frequency signal is selected as the clock.
Q
S
R
S
R
Q
CLKSTA
CLKEN
CLKDIS
Stop
Event
Disable
Event
Counter
Clock
Selected
Clock
Trigger
相關(guān)PDF資料
PDF描述
AT91M42800-33AI AT91 ARM Thumb Microcontrollers
AT91M42800-33CI AT91 ARM Thumb Microcontrollers
AT91M42800A-33AI Single 2-Input Exclusive OR Gate
AT91M42800A-33CI IC LOGIC 1G86 SINGLE 2-INPUT EXCLUSIVE-OR GATE -40+85C SC-70-5 3000/REEL
AT91M42800A AT91 ARM Thumb Microcontrollers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AT91M42800 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:AT91 ARM Thumb Microcontrollers
AT91M42800-33AI 功能描述:IC ARM7 MCU 144 TQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:AT91 標準包裝:9 系列:87C 核心處理器:8051 芯體尺寸:8-位 速度:40/20MHz 連通性:UART/USART 外圍設(shè)備:POR,WDT 輸入/輸出數(shù):32 程序存儲器容量:32KB(32K x 8) 程序存儲器類型:OTP EEPROM 大小:- RAM 容量:256 x 8 電壓 - 電源 (Vcc/Vdd):4.5 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:0°C ~ 70°C 封裝/外殼:40-DIP(0.600",15.24mm) 包裝:管件
AT91M42800-33CI 功能描述:IC ARM7 MCU 144 BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:AT91 標準包裝:9 系列:87C 核心處理器:8051 芯體尺寸:8-位 速度:40/20MHz 連通性:UART/USART 外圍設(shè)備:POR,WDT 輸入/輸出數(shù):32 程序存儲器容量:32KB(32K x 8) 程序存儲器類型:OTP EEPROM 大小:- RAM 容量:256 x 8 電壓 - 電源 (Vcc/Vdd):4.5 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:0°C ~ 70°C 封裝/外殼:40-DIP(0.600",15.24mm) 包裝:管件
AT91M42800A 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:AT91 ARM Thumb Microcontrollers
AT91M42800A_0203 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:AT91 ARM Thumb Microcontrollers