- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366584 > ARM610 (Mitel Networks Corporation) General Purpose 32-Bit Microprocessor with 4kByte Cache,Write Buffer and Memory Management Unit(通用32位微處理器（帶4K字節(jié)緩存，寫緩沖器和存儲(chǔ)器管理單元）) PDF資料下載
參數(shù)資料
| 型號(hào)： | ARM610 |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | General Purpose 32-Bit Microprocessor with 4kByte Cache,Write Buffer and Memory Management Unit(通用32位微處理器（帶4K字節(jié)緩存，寫緩沖器和存儲(chǔ)器管理單元）) |
| 中文描述： | 通用32位微處理器4KB的高速緩存，寫緩沖器和存儲(chǔ)器管理單元（通用32位微處理器（帶4K的字節(jié)緩存，寫緩沖器和存儲(chǔ)器管理單元）） |
| 文件頁(yè)數(shù)： | 100/174頁(yè) |
| 文件大小： | 694K |
| 代理商： | ARM610 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)當(dāng)前第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)
Write Buffer (WB)
ARM610 Data Sheet
7-2
7.1
Introduction
The ARM610 write buffer is provided to improve system performance. It can buffer up
to eight words of data, and two independent addresses. It may be enabled or disabled
via the W bit (bit 3) in the ARM610 Control Register and the buffer is disabled and
flushed on reset. The operation of the write buffer is further controlled by one bit, B, or
Bufferable, which is stored in the Memory Management Page Tables. For this reason,
in order to use the write buffer, the MMU must be enabled. The two functions may
however be enabled simultaneously, with a single write to the Control Register. For a
write to use the write buffer, both the W bit in the Control Register, and the B bit in the
corresponding page table must be set.
7.2
Bufferable Bit
This bit controls whether a write operation may or may not use the write buffer.
Typically main memory will be bufferable and I/O space unbufferable. The Bufferable
bit can be configured for both pages and sections.
7.3
Write Buffer Operation
When the CPU performs a write operation, the translation entry for that address is
inspected and the state of the B bit determines the subsequent action. If the write
buffer is disabled via the ARM610 Control Register, bufferable writes are treated in the
same way as unbuffered writes.
7.3.1 Bufferable write
If the write buffer is enabled and the processor performs a write to a bufferable area,
the data is placed in the write buffer at
FCLK
execution. The write buffer then performs the external write in parallel. If however the
write buffer is full (either because there are already eight words of data in the buffer,
or because there is no slot for the new address) then the processor is stalled until there
is sufficient space in the buffer.
speeds and the CPU continues
7.3.2 Unbufferable writes
If the write buffer is disabled or the CPU performs a write to an unbufferable area, the
processor is stalled until the write buffer empties and the write completes externally,
which may require synchronisation and several external clock cycles.
7.3.3 Read-lock-write
The write phase of a read-lock-write sequence is treated as an Unbuffered write, even
if it is marked as buffered.
Note
A single write requires one address slot and one data slot in the write buffer; a
sequential write of n words requires one address slot and n data slots. The total of 8
data slots in the buffer may be used as required. So for instance there could be one
non-sequential write and one sequential write of seven words in the buffer, and the
processor could continue as normal: a third write or an eighth word in the second write
would stall the processor until the first write had completed.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ARRAYS | NIGHT VISION H.V. RECTIFIER DIODES & ARRAYS |
| ARS2540 | 40A GLASS PASSIVATED AVALANCHE BUTTON DIODE |
| AR2540 | 40A GLASS PASSIVATED AVALANCHE BUTTON DIODE |
| ARS25A | 25A AUTOMOTIVE BUTTON DIODE |
| ARS25J | 25A AUTOMOTIVE BUTTON DIODE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ARM7-009 | 制造商:Gravitech 功能描述:ARM7 LPC2378 W/2.8" TCH SCRN LCD BLU |
| ARM720T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:General-purpose 32-bit Microprocessor with 8KB cache, enlarged Write buffer, and Memory Management Unit (MMU) combined in a single chip |
| ARM7DIMM-LPC2478 | 功能描述:模塊化系統(tǒng) - SOM LPC2478 ARM7 DIMM Module, Rev 2.2 RoHS:否 制造商:Digi International 外觀尺寸:ConnectCore 9P 處理器類型:ARM926EJ-S 頻率:150 MHz 存儲(chǔ)容量:8 MB, 16 MB 存儲(chǔ)類型:NOR Flash, SDRAM 接口類型:I2C, SPI, UART 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 尺寸:1.97 in x 1.97 in x 6.1 in |
| ARM7TDI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:周立功的中文ARM7TDI文檔 |
| ARM7TDMI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:general purpose 32-bit microprocessors |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。