- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄166216 > AM42BDS640AGBC9IS (SPANSION LLC) Stacked Multi-Chip Package (MCP) Flash Memory and SRAM PDF資料下載
參數(shù)資料
| 型號： | AM42BDS640AGBC9IS |
| 廠商： | SPANSION LLC |
| 元件分類： | 存儲器 |
| 英文描述： | Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
| 中文描述： | SPECIALTY MEMORY CIRCUIT, PBGA93 |
| 封裝： | 8 X 11.60 MM, FBGA-93 |
| 文件頁數(shù)： | 47/72頁 |
| 文件大?。?/td> | 1064K |
| 代理商： | AM42BDS640AGBC9IS |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當(dāng)前第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁
50
Am42BDS640AG
November 1, 2002
P R E L I M INARY
AC CHARACTERISTICS
Erase/Program Operations
Notes:
1. Not 100% tested.
2. In asynchronous timing, addresses are latched on the falling edge of WE#. In synchronous mode, addresses are latched on the
first of either the rising edge of AVD# or the active edge of CLK.
3. See the “Flash Erase And Programming Performance” section for more information.
4. Does not include the preprogramming time.
Parameter
Description
All Speed
Options
Unit
JEDEC
Standard
t
AVAV
t
WC
Write Cycle Time (Note 1)
Min
80
ns
t
AVWL
t
AS
Address Setup Time
Synchronous
Min
5
ns
Asynchronous
0
t
WLAX
t
AH
Address Hold Time
Synchronous
Min
7
ns
Asynchronous
45
t
ACS
Address Setup Time to CLK (Note 2)
Min
5
ns
t
ACH
Address Hold Time to CLK (Note 2)
Min
7
ns
t
DVWH
t
DS
Data Setup Time
Min
45
ns
t
WHDX
t
DH
Data Hold Time
Min
0
ns
t
GHWL
t
GHWL
Read Recovery Time Before Write
Min
0
ns
t
CAS
CE# Setup Time to AVD#
Min
0
ns
t
WHEH
t
CH
CE# Hold Time
Min
0
ns
t
WLWH
t
WP
Write Pulse Width
Min
50
ns
t
WHWL
t
WPH
Write Pulse Width High
Min
30
ns
t
SR/W
Latency Between Read and Write Operations
Min
0
ns
t
WHWH1
t
WHWH1
Programming Operation (Note 3)
Typ
8
s
t
WHWH1
t
WHWH1
Accelerated Programming Operation (Note 3)
Typ
2.5
s
t
WHWH2
t
WHWH2
Sector Erase Operation (Notes 3, 4)
Typ
0.2
sec
Chip Erase Operation (Notes 3, 4)
26.8
t
VID
V
ACC Rise and Fall Time
Min
500
ns
t
VIDS
V
ACC Setup Time (During Accelerated Programming)
Min
1
s
tVCS
VCC Setup Time
Min
50
s
t
CSW1
Clock Setup Time to WE# (Asynchronous)
Min
5
ns
t
CSW2
Clock Setup Time to WE# (Synchronous)
Min
1
ns
tCHW
Clock Hold Time from WE#
Min
1
ns
t
ELWL
t
CS
CE# Setup Time to WE#
Min
0
ns
t
AVSW
AVD# Setup Time to WE#
Min
5
ns
tAVHW
AVD# Hold Time to WE#
Min
5
ns
t
AVHC
AVD# Hold Time to CLK
Min
5
ns
t
AVDP
AVD# Low Time
Min
12
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM42BDS640AG | Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
| AM49DL3208GB70FS | SPECIALTY MEMORY CIRCUIT, PBGA69 |
| AM4J-67205L-55 | 8K X 9 OTHER FIFO, 55 ns, CQCC32 |
| AMS1-67205L-35 | 8K X 9 OTHER FIFO, 35 ns, PQCC32 |
| AM50030C33 | SNAP ACTING/LIMIT SWITCH, SPST, MOMENTARY, 0.1A, 30VDC, 2.4mm, PANEL MOUNT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM42BDS640AGBC9IT | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
| AM42BDS640AGBD8IS | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
| AM42BDS640AGBD8IT | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
| AM42BDS640AGBD9I | 制造商:Spansion 功能描述:COMBO 4MX16 FALSH + 1MX16 SRAM 1.8V 93FBGA - Trays |
| AM42BDS640AGBD9IS | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。