- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385094 > AK4665AEN (Asahi Kasei Microsystems Co.,Ltd) 20-Bit Stereo CODEC with MIC/HP-AMP PDF資料下載
參數(shù)資料
| 型號： | AK4665AEN |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 元件分類： | Codec |
| 英文描述： | 20-Bit Stereo CODEC with MIC/HP-AMP |
| 中文描述： | 20位立體聲編解碼器麥克風/惠普腺苷 |
| 文件頁數(shù)： | 23/52頁 |
| 文件大?。?/td> | 541K |
| 代理商： | AK4665AEN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
ASAHI KASEI
[AK4665A]
MS0440-E-01
2006/05
- 23 -
When writing to IVOL7-0 bits continuously, the control register should be written by an interval more than zero crossing
timeout. If not, the IVOL is not changed since zero crossing counter is reset at every write operation. If the same register
value as the previous write operation is written to IVOL, the write operation is ignored and zero crossing counter is not
reset. Therefore, IVOL can be written by an interval less than zero crossing timeout.
ALC1 bit
ALC1 Status
Disable
Enable
Disable
IVOL7-0 bits
E1H(+30dB)
Internal IVOL
E1H(+30dB)
E1(+30dB) --> F1(+36dB)
E1(+30dB)
(1)
(2)
Figure 14. IVOL value during ALC1 operation
(1) ALC1 operation starts from the IVOL value when ALC1 bit is changed to “1”. The wait time from ALC1 bit = “1” to
ALC1 operation start by IVOL7-0 bits is at most recovery time (WTM1-0 bits) plus zero cross timeout period
(ZTM1-0 bits).
(2) Writing to IVOL register (05H) is ignored during ALC1 operation. After ALC1 is disabled, the IVOL changes to the
last written data by zero crossing or timeout. When ALC1 is enabled again, ALC1 bit should be set to “1” by an
interval more than zero crossing timeout period after ALC1 bit = “0”.
ADC Output ON/OFF (SDTO pin)
SDTO pin becomes “L” when SDOD bit is “1”.
SDOD bit
SDTO pin
0
1
Table 17. ADC Output ON/OFF
Digital Loopback
ADC output data is internally passed to DAC when LOOP bit is “1”. The external input data to SDTI pin is ignored. This
operation is independent of SDOD bit.
LOOP bit
DAC Input
0
SDTI pin
1
ADC Output
Table 18. Digital Loopback
Default
Output
“L”
Default
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4671 | Stereo CODEC with MIC/RCV/HP-AMP |
| AK4671EG | Stereo CODEC with MIC/RCV/HP-AMP |
| AK4673 | Stereo CODEC with MIC/HP-AMP and Touch Screen Controller |
| AK4673EG | Stereo CODEC with MIC/HP-AMP and Touch Screen Controller |
| AK4682 | Multi-channel CODEC with 2Vrms Stereo Selector |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4666VQ | 功能描述:IC CODEC STEREO 20BIT LQFP 制造商:akm semiconductor inc. 系列:* 零件狀態(tài):上次購買時間 標準包裝:1,000 |
| AK4671 | 制造商:AKM 制造商全稱:AKM 功能描述:Stereo CODEC with MIC/RCV/HP-AMP |
| AK4671_10 | 制造商:AKM 制造商全稱:AKM 功能描述:Stereo CODEC with MIC/RCV/HP-AMP |
| AK4671EG | 制造商:AKM 制造商全稱:AKM 功能描述:Stereo CODEC with MIC/RCV/HP-AMP |
| AK4673 | 制造商:AKM 制造商全稱:AKM 功能描述:Stereo CODEC with MIC/HP-AMP and Touch Screen Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。