- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385093 > AK4588 (Asahi Kasei Microsystems Co.,Ltd) 2/8 CHANNEL AUDIO CODEC WITH DIR PDF資料下載
參數(shù)資料
| 型號(hào)： | AK4588 |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 元件分類： | Codec |
| 英文描述： | 2/8 CHANNEL AUDIO CODEC WITH DIR |
| 中文描述： | 2 / 8聲道音頻編解碼器迪爾 |
| 文件頁(yè)數(shù)： | 46/76頁(yè) |
| 文件大?。?/td> | 787K |
| 代理商： | AK4588 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)當(dāng)前第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)
ASAHI KASEI
[AK4588]
MS0287-E-01
2004/03
- 46 -
De-emphasis Filter Control
The AK4588 includes the digital de-emphasis filter (tc=50/15μs) by IIR filter corresponding to four sampling frequencies
(32kHz, 44.1kHz, 48kHz and 96kHz). When DEAU bit=“1”, the de-emphasis filter is enabled automatically by sampling
frequency and pre-emphasis information in the channel status. The AK4588 goes this mode at default. Therefore, in
Parallel Mode, the AK4588 is always placed in this mode and the status bits in channel 1 control the de-emphasis filter.
In Serial Mode, DEM0/1 and DFS bits can control the de-emphasis filter when DEAU bit is “0”. The internal
de-emphasis filter is bypassed and the recovered data is output without any change if either pre-emphasis or de-emphasis
Mode is OFF.
PEM
FS3
FS2
FS1
1
0
0
0
1
0
0
1
1
0
0
1
1
1
0
1
1
(Others)
0
x
x
x
Table 23. De-emphasis Auto Control at DEAU bit = “1” (Default)
PEM
DFS
DEM1
1
0
0
1
0
0
1
0
1
1
0
1
1
1
0
1
1
0
1
1
1
1
1
1
0
x
x
Table 24. De-emphasis Manual Control at DEAU bit = “0”
System Reset and Power-Down
The AK4588 has a power-down mode for all circuits by PDN pin can be partially powerd-down by PWN bit. The RSTN
bit initializes the register and resets the internal timing. In Parallel Mode, only the control by PDN pin is enabled. The
AK4588 should be reset once by bringing PDN pin = “L” upon power-up.
PDN Pin: All analog and digital circuit are placed in the power-down and reset mode by bringing PDN pin = “L”. All the
registers are initialized, and clocks are stopped. Reading/Witting to the register are disabled.
RSTN2 Bit (Address 00H; D0):
All the registers except PWN and RSTN2 bits are initialized by bringing RSTN2 bit = “0”. The internal
timings are also initialized. Witting to the register is not available except PWN and RSTN2 bits. Reading to the
register is disabled.
PWN Bit (Address 00H; D1):
The clock recovery part is initialized by bringing PWN bit = “0”. In this case, clocks are stopped. The registers
are not initialized and the mode settings are kept. Writing and Reading to the registers are enabled.
FS0
0
0
1
0
Mode
44.1kHz
48kHz
32kHz
96kHz
OFF
OFF
x
DEM0
0
1
0
1
0
1
0
1
x
Mode
44.1kHz
OFF
48kHz
32kHz
OFF
OFF
96kHz
OFF
OFF
Default
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4588VQ | 2/8 CHANNEL AUDIO CODEC WITH DIR |
| AK4589VQ | 2/8-Channel Audio CODEC with DIR |
| AK4591 | 24bit 4ch ADC + 24bit 6ch DAC |
| AK4620A | 24 BIT 192KHZ AUDIO CODEC WITH IPGA |
| AK4620AVF | 24 BIT 192KHZ AUDIO CODEC WITH IPGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4588VQ | 制造商:AKM 制造商全稱:AKM 功能描述:2/8 CHANNEL AUDIO CODEC WITH DIR |
| AK4589 | 制造商:AKM 制造商全稱:AKM 功能描述:2/8 CHANNEL AUDIO CODEC WITH DIR |
| AK4589_1 | 制造商:AKM 制造商全稱:AKM 功能描述:2/8-Channel Audio CODEC with DIR |
| AK4589VQ | 制造商:AKM 制造商全稱:AKM 功能描述:2/8-Channel Audio CODEC with DIR |
| AK4591 | 制造商:AKM 制造商全稱:AKM 功能描述:24bit 4ch ADC + 24bit 6ch DAC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。