- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385093 > AK4588 (Asahi Kasei Microsystems Co.,Ltd) 2/8 CHANNEL AUDIO CODEC WITH DIR PDF資料下載
參數(shù)資料
| 型號： | AK4588 |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 元件分類： | Codec |
| 英文描述： | 2/8 CHANNEL AUDIO CODEC WITH DIR |
| 中文描述： | 2 / 8聲道音頻編解碼器迪爾 |
| 文件頁數(shù)： | 40/76頁 |
| 文件大?。?/td> | 787K |
| 代理商： | AK4588 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁當前第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
ASAHI KASEI
[AK4588]
MS0287-E-01
2004/03
- 40 -
Addr Register Name
01H
Control 2
D7
CKS1
0
D6
DFS1
0
D5
D4
D3
SDOS
0
D2
DFS0
0
D1
ACKS
0
D0
CKS0
0
LOOP1
0
LOOP0
0
Default
ACKS: Master Clock Frequency Auto Setting Mode Enable
0: Disable, Manual Setting Mode
1: Enable, Auto Setting Mode
Master clock frequency is detected automatically at ACKS bit “1”. In this case, the setting of DFS1-0
bits are ignored. When this bit is “0”, DFS1-0 bits set the sampling speed mode.
DFS1-0: Sampling speed mode (see Table 1.)
The setting of DFS1-0 bits are ignored at ACKS bit “1”.
CKS0-1: Master clock frequency select (see Table 2.)
SDOS: SDTO1 source select
0: ADC
1: DAUX
SDOS bit should be set to “0” at TDM bit “1”.
In the case of PWADN bit =”0” and PWDAN bit =”0”, the setting of SDOS bit becomes invalid. And
ADC is selected.
The output of SDTO1 becomes “L” at PWADN bit =”0”.
LOOP1-0: Loopback mode enable
00: Normal (No loop back)
01: LIN
→
LOUT1, LOUT2, LOUT3, LOUT4
RIN
→
ROUT1, ROUT2, ROUT3, ROUT4
The digital ADC output (DAUX1 input if SDOS = “1”) is connected to the digital DAC input. In
this mode, the input DAC data to SDTI1-3 is ignored. The audio format of SDTO1 at loopback
mode becomes mode 2 at mode 0, and mode 3 at mode 1, respectively.
10: SDTI1(L)
→
SDTI2(L), SDTI3(L), SDTI4(L)
SDTI1(R)
→
SDTI2(R), SDTI3(R), SDTI4(R)
In this mode the input DAC data to SDTI2-4 is ignored.
11: N/A
LOOP1-0 bits should be set to “00” at TDM bit “1”.
In the case of PWADN bit =”0” and PWDAN bit =”0”, the setting of LOOP1-0 bits become
invalid. And ADC is selected. And it becomes the normal operation (No loop back).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4588VQ | 2/8 CHANNEL AUDIO CODEC WITH DIR |
| AK4589VQ | 2/8-Channel Audio CODEC with DIR |
| AK4591 | 24bit 4ch ADC + 24bit 6ch DAC |
| AK4620A | 24 BIT 192KHZ AUDIO CODEC WITH IPGA |
| AK4620AVF | 24 BIT 192KHZ AUDIO CODEC WITH IPGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4588VQ | 制造商:AKM 制造商全稱:AKM 功能描述:2/8 CHANNEL AUDIO CODEC WITH DIR |
| AK4589 | 制造商:AKM 制造商全稱:AKM 功能描述:2/8 CHANNEL AUDIO CODEC WITH DIR |
| AK4589_1 | 制造商:AKM 制造商全稱:AKM 功能描述:2/8-Channel Audio CODEC with DIR |
| AK4589VQ | 制造商:AKM 制造商全稱:AKM 功能描述:2/8-Channel Audio CODEC with DIR |
| AK4591 | 制造商:AKM 制造商全稱:AKM 功能描述:24bit 4ch ADC + 24bit 6ch DAC |
發(fā)布緊急采購，3分鐘左右您將得到回復。