- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385093 > AK4588 (Asahi Kasei Microsystems Co.,Ltd) 2/8 CHANNEL AUDIO CODEC WITH DIR PDF資料下載
參數(shù)資料
| 型號： | AK4588 |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 元件分類： | Codec |
| 英文描述： | 2/8 CHANNEL AUDIO CODEC WITH DIR |
| 中文描述： | 2 / 8聲道音頻編解碼器迪爾 |
| 文件頁數(shù)： | 36/76頁 |
| 文件大小： | 787K |
| 代理商： | AK4588 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁當前第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
ASAHI KASEI
[AK4588]
MS0287-E-01
2004/03
- 36 -
Power ON/OFF Sequence
The ADC and DACs of AK4588 are placed in the power-down mode by bringing PDN pin “L” and both digital filters
are reset at the same time. PDN pin “L” also reset the control registers to their default values. In the power-down mode,
the analog outputs go to VCOM voltage and DZF1-2 pins go to “L”. This reset should always be done after power-up.
In case of the ADC, an analog initialization cycle starts after exiting the power-down mode. Therefore, the output data,
SDTO1 becomes available after 522 cycles of LRCK1 clock. In case of the DAC, an analog initialization cycle starts
after exiting the power-down mode. The analog outputs are VCOM voltage during the initialization. Figure 14 shows
the sequences of the power-down and the power-up.
The ADC and all DACs can be powered-down individually by PWADN and PWDAN bits. And DAC1-4 can be
power-down individually by PD1-4 bits. In this case, the internal register values are not initialized. When PWADN bit
= “0”, SDTO1 pin goes to “L”. When PWDAN bit = “0” and PD1-4 bits = “0”, the analog outputs go to VCOM voltage
and DZF1-2 pins go to “H”. Because some click noise occurs, the analog output should muted externally if the click
noise influences system application.
Power
ADC Internal
State
PDN
Clock In
MCLK,LRCK,SCLK
ADC In
(Analog)
ADC Out
(Digital)
DAC Internal
State
DAC In
(Digital)
DAC Out
(Analog)
External
Mute
Mute ON
(9)
DZF1/DZF2
Power-down
Don’t care
GD
“0”data
Power-down
“0”data
GD
(3)
(3)
(4)
(6)
(7)
(8)
522/fs
Init Cycle
Normal Operation
(1)
GD
Normal Operation
GD
(5)
(6)
516/fs
Init Cycle
(2)
10
～
11/fs (10)
Mute ON
“0”data
“0”data
Don’t care
Notes:
(1) The analog part of ADC is initialized after exiting the power-down state.
(2) The analog part of DAC is initialized after exiting the power-down state.
(3) Digital output corresponding to analog input and analog output corresponding to digital input have the group
delay (GD).
(4) ADC output is “0” data at the power-down state.
(5) Click noise occurs at the end of initialization of the analog part. Please mute the digital output externally if the
click noise influences system application.
(6) Click noise occurs at the falling edge of PDN and at 512/fs after the rising edge of PDN.
(7) When the external clocks (MCLK, BICK1 and LRCK1) are stopped, the AK4588 should be in the power-down
mode.
(8) DZF1-2 pins are “L” in the power-down mode (PDN pin = “L”).
(9) Please mute the analog output externally if the click noise (6) influences system application.
(10) DZF= “L” for 10
～
11/fs after PDN= “
↑
”.
Figure 14. Power-down/up sequence example
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4588VQ | 2/8 CHANNEL AUDIO CODEC WITH DIR |
| AK4589VQ | 2/8-Channel Audio CODEC with DIR |
| AK4591 | 24bit 4ch ADC + 24bit 6ch DAC |
| AK4620A | 24 BIT 192KHZ AUDIO CODEC WITH IPGA |
| AK4620AVF | 24 BIT 192KHZ AUDIO CODEC WITH IPGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4588VQ | 制造商:AKM 制造商全稱:AKM 功能描述:2/8 CHANNEL AUDIO CODEC WITH DIR |
| AK4589 | 制造商:AKM 制造商全稱:AKM 功能描述:2/8 CHANNEL AUDIO CODEC WITH DIR |
| AK4589_1 | 制造商:AKM 制造商全稱:AKM 功能描述:2/8-Channel Audio CODEC with DIR |
| AK4589VQ | 制造商:AKM 制造商全稱:AKM 功能描述:2/8-Channel Audio CODEC with DIR |
| AK4591 | 制造商:AKM 制造商全稱:AKM 功能描述:24bit 4ch ADC + 24bit 6ch DAC |
發(fā)布緊急采購，3分鐘左右您將得到回復。