- 您現(xiàn)在的位置：買賣IC網 > PDF目錄385092 > AK4537 (Asahi Kasei Microsystems Co.,Ltd) 16-Bit ツヒ Stereo CODEC with MIC/HP/SPK-AMP PDF資料下載
參數(shù)資料
| 型號： | AK4537 |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 元件分類： | Codec |
| 英文描述： | 16-Bit ツヒ Stereo CODEC with MIC/HP/SPK-AMP |
| 中文描述： | 16位ツヒ立體聲編解碼器與麥克風/惠普/胰腎聯(lián)合移植腺苷 |
| 文件頁數(shù)： | 74/76頁 |
| 文件大?。?/td> | 576K |
| 代理商： | AK4537 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁當前第74頁第75頁第76頁
ASAHI KASEI
[AK4537]
MS0202-E-04
2005/04
- 74 -
Date (YY/MM/DD)
03/05/23
Revision
02
Reason
Explanation
addition:
Page
27
Contents
Manual Mode
“When writing to the IPGAL6-0 and
IPGAR6-0 bits continually, the control
register should be written by an interval more
than zero crossing timeout (the write
operation interval between IPGAL6-0 and
IPGAR6-0 bits also should be more than zero
crossing timeout). When IPGAC bit is “0”, the
write operation interval from IPGAL6-0 bits
to IPGAR6-0 bits is no care. Therefore, the
auto increment function of I
2
C bus is available
at IPGAC = “0”.” is added.
Example of ALC1 Operation
“IPGA gain at ALC1 operation start can be
changed from the default value of IPGAL6-0
bits while PMMICL, PMMICR, PMIPGL or
PMIPGR bit is “1” and ALC1 bit is “0”. When
ALC1 bit is changed from “1” to “0”, IPGA
holds the last gain value set by ALC1
operation.” is added.
Register Definitions (PMBPM bit)
“Even if PMBPM= “0”, the path is still
connected between BEEPM and HP-Amp.
BPMHP bit should be set to “0” to disconnect
this path.”
→
“Even if PMBPM= “0”, the path is still
connected between BEEPM and HP/SPK-Amp.
BPMHP and BPMSP bits should be set to “0” to
disconnect these paths, respectively.”
Register Definitions (PMBPS bit)
“Even if PMBPS= “0”, the path is still
connected between BEEPL/R and HP-Amp.
BPSHP bit should be set to “0” to disconnect
this path.”
→
“Even if PMBPS= “0”, the path is still
connected between BEEPL/R and
HP/SPK-Amp. BPSHP and BPSSP bits should
be set to “0” to disconnect these paths,
respectively.”
Register Definitions (Addr=00H)
“IPGA gain is reset when
PMMICL=PMMICR=PMIPGL=PMIPGR=
“0”.” is added.
“The paths from BEEP to HP-Amp and
SPK-Amp can operate without these clocks.” is
added.
28
43
43
44
相關PDF資料 |
PDF描述 |
|---|---|
| AK4537VN | 16-Bit ツヒ Stereo CODEC with MIC/HP/SPK-AMP |
| AK4538 | 16Bit DS CODEC with MIC/HP/SPK-AMP |
| AK4538VN | 16Bit DS CODEC with MIC/HP/SPK-AMP |
| AK4541VQ | AC’97 Rev 2.1 Multimedia Audio CODEC |
| AK4541 | AC’97 Rev 2.1 Multimedia Audio CODEC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AK4537VN | 制造商:AKM 制造商全稱:AKM 功能描述:16-Bit ΔΣ Stereo CODEC with MIC/HP/SPK-AMP |
| AK4537VNP-L | 制造商:AKM Semiconductor Inc 功能描述:AK4537VNP-L |
| AK4538 | 制造商:AKM 制造商全稱:AKM 功能描述:16Bit DS CODEC with MIC/HP/SPK-AMP |
| AK4538VN | 制造商:AKM 制造商全稱:AKM 功能描述:16Bit DS CODEC with MIC/HP/SPK-AMP |
| AK4541 | 制造商:AKM 制造商全稱:AKM 功能描述:AC’97 Rev 2.1 Multimedia Audio CODEC |
發(fā)布緊急采購，3分鐘左右您將得到回復。