- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385092 > AK4537 (Asahi Kasei Microsystems Co.,Ltd) 16-Bit ツヒ Stereo CODEC with MIC/HP/SPK-AMP PDF資料下載
參數(shù)資料
| 型號： | AK4537 |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 元件分類： | Codec |
| 英文描述： | 16-Bit ツヒ Stereo CODEC with MIC/HP/SPK-AMP |
| 中文描述： | 16位ツヒ立體聲編解碼器與麥克風(fēng)/惠普/胰腎聯(lián)合移植腺苷 |
| 文件頁數(shù)： | 24/76頁 |
| 文件大?。?/td> | 576K |
| 代理商： | AK4537 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
ASAHI KASEI
[AK4537]
MS0202-E-04
2005/04
- 24 -
System Reset
Upon power-up, reset the AK4537 by bringing the PDN pin = “L”. This ensures that all internal registers reset to their
initial values.
The ADC enters an initialization cycle that starts when the PMADL or PMADR bit is changed from “0” to “1”. The
initialization cycle time is 2081/fs, or 47.2ms@fs=44.1kHz. During the initialization cycle, the ADC digital data outputs
of both channels are forced to a 2's compliment, “0”. The ADC output reflects the analog input signal after the
initialization cycle is complete. The DAC does not require an initialization cycle.
Audio Interface Format
Three types of data formats are available and are selected by setting the DIF1-0 bits (Table 13). In all modes, the serial
data is MSB first, 2’s complement format. The SDTO is clocked out on the falling edge of BICK and the SDTI is latched
on the rising edge. All data formats can be used in both master and slave modes. LRCK and BICK are output from
AK4537 in master mode, but must be input to AK4537 in slave mode. If 16-bit data that ADC outputs is converted to 8-bit
data by removing LSB 8-bit,
1 at 16bit data is converted to
1 at 8-bit data. And when the DAC playbacks this 8-bit data,
1 at 8-bit data will be converted to
256 at 16-bit data and this is a large offset. This offset can be removed by adding the
offset of 128 to 16-bit data before converting to 8-bit data. When ADC is used as monaural, the output data of
powered-down channel is “0”.
When LOOP bit = “1”, audio interface format of SDTO is fixed to I
2
S regardless of DIF1-0 bits setting.
Mode
DIF1
DIF0
SDTO (ADC)
0
0
0
MSB justified
1
0
1
MSB justified
2
1
0
I
2
S
3
1
1
N/A
Table 13. Audio Interface Format
LRCK
SDTI (DAC)
LSB justified
MSB justified
I
2
S
N/A
BICK
≥
32fs
≥
32fs
≥
32fs
N/A
Figure
Figure 16
Figure 17
Figure 18 Default
-
BICK(32fs)
SDTO(o)
SDTI(i)
0
15 14
15 14
1
10
13
13
2 3
7
7 6 5 4 3 2 1
0
6 5 4 3
1
0
2
9
11 12 13 14 15 0
1 2 3
15 14 13
1
0
15
15
7 6 5 4 3
2 1 0
10
9
11 12 13 14 15
BICK(64fs)
0 1
16
2 3
17 18
31 0
1 2 3
1
0
16 17 18
31
SDTO(o)
SDTI(i)
15 14 13
Don't Care
1
0
1
15
15
2 1 0
15
0
15 14
15
14
Don't Care
15:MSB, 0:LSB
Lch Data
Rch Data
15 14 13
7 6 5 4 3
1 0
2
15 14 13
1 0
Figure 16. Mode 0 Timing
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4537VN | 16-Bit ツヒ Stereo CODEC with MIC/HP/SPK-AMP |
| AK4538 | 16Bit DS CODEC with MIC/HP/SPK-AMP |
| AK4538VN | 16Bit DS CODEC with MIC/HP/SPK-AMP |
| AK4541VQ | AC’97 Rev 2.1 Multimedia Audio CODEC |
| AK4541 | AC’97 Rev 2.1 Multimedia Audio CODEC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4537VN | 制造商:AKM 制造商全稱:AKM 功能描述:16-Bit ΔΣ Stereo CODEC with MIC/HP/SPK-AMP |
| AK4537VNP-L | 制造商:AKM Semiconductor Inc 功能描述:AK4537VNP-L |
| AK4538 | 制造商:AKM 制造商全稱:AKM 功能描述:16Bit DS CODEC with MIC/HP/SPK-AMP |
| AK4538VN | 制造商:AKM 制造商全稱:AKM 功能描述:16Bit DS CODEC with MIC/HP/SPK-AMP |
| AK4541 | 制造商:AKM 制造商全稱:AKM 功能描述:AC’97 Rev 2.1 Multimedia Audio CODEC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。