參數(shù)資料
型號(hào)： ADV7312KST
廠商： ANALOG DEVICES INC
元件分類： 顏色信號(hào)轉(zhuǎn)換
英文描述： Multiformat 11-Bit HDTV Video Encoder
中文描述： COLOR SIGNAL ENCODER, PQFP64
封裝： MS-026BCD, LQFP-64
文件頁數(shù)： 59/84頁
文件大?。?/td> 975K
代理商： ADV7312KST
REV. 0
ADV7312
–59–
APPENDIX 1—COPY GENERATION
MANAGEMENT SYSTEM
PS CGMS Data Registers 2–0
[Subaddress 21h, 22h, 23h]
PS CGMS is available in 525p mode conforming to CGMS-A
EIA-J CPR1204-1, transfer method of video ID information using
vertical blanking interval (525p system), March 1998, and
IEC61880, 1998, Video systems (525/60)—video and accom-
panied data using the vertical blanking interval—analog interface.
When PS CGMS is enabled [Subaddress 12h, Bit 6 = 1], CGMS
data is inserted on line 41. The PS CGMS data registers are at
Addresses 21h, 22h, and 23h.
SD CGMS Data Registers 2–0
[Subaddress 59h, 5Ah, 5Bh]
The ADV7312 supports Copy Generation Management System
(CGMS), conforming to the standard. CGMS data is transmit-
ted on Line 20 of the odd fields and Line 283 of even fields.
Bits C/W05 and C/W06 control whether or not CGMS data is
output on odd and even fields. CGMS data can be transmitted
only when the ADV7312 is configured in NTSC mode. The
CGMS data is 20 bits long, and the function of each of these bits
is as shown in the following table. The CGMS data is preceded by
a reference pulse of the same amplitude and duration as a
CGMS bit; see Figure 62.
HD/PS CGMS [Address 12h, Bit 6]
The ADV7312 supports Copy Generation Management System
(CGMS) in HDTV mode (720p and 1080i) in accordance
with EIAJ CPR-1204-2.
The HD CGMS data registers are to be found at address 021h,
22h, 23h.
Function of CGMS Bits
Word 0–6 bits; Word 1–4 bits; Word 2–6 bits; CRC 6 bits CRC
polynomial = x
6
+ x + 1 (preset to 111111)
720p System
CGMS data is applied to Line 24 of the luminance vertical
blanking interval.
1080i System
CGMS data is applied to Line 19 and on Line 582 of the lumi-
nance vertical blanking interval.
CGMS Functionality
If SD CGMS CRC [Address 59h, Bit 4] or PS/HD CGMS CRC
[Subaddress 12h, Bit 7] is set to a Logic 1, the last six bits,
C19–C14, which comprise the 6-bit CRC check sequence, are
calculated automatically on the ADV7312 based on the lower
14 bits (C0–C13) of the data in the data registers and output
with the remaining 14 bits to form the complete 20 bits of the
CGMS data. The calculation of the CRC sequence is based
on the polynomial x
6
+ x + 1 with a preset value of 111111. If SD
CGMS CRC [Address 59h, Bit 4] and PS/HD CGMS CRC
[Address 12h, Bit 7] is set to a Logic 0, all 20 bits (C0–C19) are
output directly from the CGMS registers (no CRC is calculated,
must be calculated by the user).
Table XVIII.
Bit
Function
WORD0
B1
B2
B3
1
16:9
Letterbox
0
4:3
Normal
Aspect ratio
Display format
Undefined
WORD0
B4, B5, B6
Identification information about video
and other signals (e.g., audio)
WORD1
B7, B8, B9, B10
WORD2
B11, B12, B13, B14
Identification signal incidental to Word 0
Identification signal and information
incidental to Word 0
相關(guān)PDF資料
PDF描述
ADV7320KSTZ Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs
ADV7320 Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs
ADV7321 Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs
ADV7321KSTZ Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs
ADV7324 Multiformat 216 MHz Video Encoder with Six NSV 14-Bit DACs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV7314 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat 216 MHz Video Encoder with Six NSV 14-Bit DACs
ADV7314KST 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat 216 MHz Video Encoder with Six NSV 14-Bit DACs
ADV73186702 制造商:LG Corporation 功能描述:FRAME ASSEMBLY,DOOR
ADV73186703 制造商:LG Corporation 功能描述:FRAME ASSEMBLY,DOOR
ADV7320 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*