參數(shù)資料
型號: ADV7184
廠商: Analog Devices, Inc.
英文描述: Multiformat SDTV Video Decoder with Fast Switch Overlay Support
中文描述: 標清多格式視頻解碼器支持快速開關重疊
文件頁數(shù): 59/108頁
文件大?。?/td> 925K
代理商: ADV7184
ADV7184
Table 76. CGMS Readback Registers
1
Signal Name
CGMS_WSS_DATA_0[3:0]
CGMS_WSS_DATA_1[7:0]
CGMS_WSS_DATA_2[7:0]
Rev. 0 | Page 59 of 108
Register Location
VDP_CGMS_WSS_DATA_0 [3:0]
VDP_CGMS_WSS_DATA_1 [7:0]
VDP_CGMS_WSS_DATA_2 [7:0]
Address (User Sub Map)
125
126
127
0x7D
0x7E
0x7F
1
The register is a readback register; default value does not apply.
0
REFERENCE COLOR BURST
(9 CYCLES)
FREQUENCY = F
= 3.579545MHz
AMPLITUDE = 40 IRE
10.003
μ
s
1
(O7 CYCLES
2 3 4 5 6 7 0 1 2 3 4 5 6 7
P
A
R
I
T
Y
S
T
A
R
T
P
A
R
I
T
Y
VDP_CCAP_DATA_0
33.764
μ
s
10.5
±
0.25
μ
s
12.91
μ
s
27.382
μ
s
50 IRE
40 IRE
0
VDP_CCAP_DATA_1
Figure 39.CCAP Waveform and Decoded Data Correlation
Table 77. CCAP Readback Registers
1
Signal Name
CCAP_BYTE_1[7:0]
CCAP_BYTE_2[7:0]
Register Location
VDP_CCAP_DATA_0[7:0]
VDP_CCAP_DATA_1[7:0]
Address (User Sub Map)
121
122
0x79
0x7A
1
The register is a readback register; default value does not apply.
BIT0, BIT1
BIT88, BIT89
TO
VITC WAVEFORM
0
Figure 40. VITC Waveform and Decoded Data Correlation
VITC
VITC has a sync sequence of 10 in between each data byte.
The VDP strips these syncs from the data stream to give out
only the data bytes. The VITC results are available in
VDP_VITC_DATA_0 to VDP_VITC_DATA_8 registers
(Register 0x92 to Register 0x9A, User Sub Map).
The VITC has a CRC byte at the end; the in-between syncs
are also used in this CRC calculation. Since the in-between
syncs are not given out, the CRC is also calculated internally.
The calculated CRC is also available for the user in
VITC_CALC_CRC
register (Resister 0x9B, User Sub Map).
Once the VDP completes decoding the VITC line, the
VITC_DATA and VITC_CALC_CRC registers are updated
and VITC_AVL bit is set.
VITC_CLEAR VITC Clear, Address 0x78 [6], User Sub Map,
Write Only, Self Clearing
1—Re-initializes the VITC readback registers.
VITC_AVL VITC Available, Address 0x78 [6], User Sub Map
0—VITC data was not detected.
1—VITC data was detected.
VITC Readback Registers
See Figure 40 for the I
2
C to VITC bit mapping.
相關PDF資料
PDF描述
ADV7184BSTZ Multiformat SDTV Video Decoder with Fast Switch Overlay Support
ADV7188 Multiformat SDTV Video Decoder with Fast Switch Overlay Support
ADV7189B Multiformat SDTV Video Decoder
ADV7189BBSTZ268H Multiformat SDTV Video Decoder
ADV7189BKSTZ10F Multiformat SDTV Video Decoder
相關代理商/技術(shù)參數(shù)
參數(shù)描述
ADV7184BSTZ 功能描述:IC DECODER VID SDTV MULTI 80LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器,解碼器,轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標準包裝:1 系列:- 類型:編碼器 應用:DVB-S.2 系統(tǒng) 電壓 - 電源,模擬:- 電壓 - 電源,數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應商設備封裝:模塊 包裝:散裝 其它名稱:Q4645799
ADV7185 制造商:AD 制造商全稱:Analog Devices 功能描述:Professional NTSC/PAL Video Decoder with 10-Bit CCIR656 Output
ADV7185KST 制造商:AD 制造商全稱:Analog Devices 功能描述:Professional NTSC/PAL Video Decoder with 10-Bit CCIR656 Output
ADV7186 制造商:AD 制造商全稱:Analog Devices 功能描述:Video Decoder and Display Processor
ADV7186BBCZ 功能描述:IC VIDEO DECODER 196CSPBGA RoHS:是 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 產(chǎn)品變化通告:Product Discontinuation 07/Mar/2011 標準包裝:3,000 系列:OMNITUNE™ 類型:調(diào)諧器 應用:移動電話,手機,視頻顯示器 安裝類型:表面貼裝 封裝/外殼:65-WFBGA 供應商設備封裝:PG-WFSGA-65 包裝:帶卷 (TR) 其它名稱:SP000365064