- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1901 > ADV611JSTZ (Analog Devices Inc)IC CCTV DGTL VIDEO CODEC 120LQFP PDF資料下載
參數(shù)資料
| 型號： | ADV611JSTZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 16/46頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CCTV DGTL VIDEO CODEC 120LQFP |
| 標準包裝： | 1 |
| 類型： | 視頻編解碼器 |
| 數(shù)據(jù)接口： | 串行 |
| 分辨率（位）： | 8 b |
| 三角積分調(diào)變： | 無 |
| 電壓 - 電源，數(shù)字： | 4.5 V ~ 5.5 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 120-LQFP |
| 供應(yīng)商設(shè)備封裝： | 120-LQFP（14x14） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
ADV611/ADV612
–23–
REV. 0
Video Formats—References
For more information on video interface standards, see the
following reference texts.
For the definition of CCIR-601:
1992 – CCIR Recommendations RBT series Broadcasting Service
(Television) Rec. 601-3 Encoding Parameters of digital television
for studios, page 35, September 15, 1992.
For the definition of CCIR-656:
1992 – CCIR Recommendations RBT series Broadcasting Service
(Television) Rec. 656-1 Interfaces for digital component video
signals in 525 and 626 line television systems operating at the
4:2:2 level of Rec. 601, page 46, September 15, 1992.
Host Interface
The ADV611/ADV612 host interface is a high performance
interface that passes all command and real-time compressed
video data between the host and codec. A 512 position by 32-bit
wide, bidirectional FIFO buffer passes compressed video data
to and from the host. The host interface is capable of burst
transfer rates of up to 132 million bytes per second (4
× 33 MHz).
For host interface pins descriptions, see the Pin Function De-
scriptions section. For host interface timing information, see the
Host Interface Timing section.
Video Formats — Multiplexed Philips Video
The ADV611/ADV612 supports a hybrid mode of operation that
is a cross between standard dual lane Philips and single lane
CCIR-656. In this mode, video data is multiplexed in the same
fashion in CCIR-656, but the values 0 and 255 are not reserved as
signaling values. Instead, external HSYNC and VSYNC pins are
used for signaling and video synchronization. VCLK may range
up to 27 MHz.
VCLK is driven with up to a 27 MHz 50% duty cycle clock
synchronous with the video data. Video data is clocked on the
rising edge of the VCLK signal. The functionality of HSYNC,
VSYNC, and FIELD pins is dependent on three programmable
modes of the ADV611/ADV612; Master-Slave Control, Encode-
Decode Control, and 525-625 Control. Table IX summarizes
the functionality of these pins in various modes.
Table X. Philips Multiplexed Video Master and Slave Modes HSYNC, VSYNC, and FIELD Functionality
HSYNC, VSYNC and FIELD
Functionality for Multiplexed
Master Mode (HSYNC, VSYNC
Slave Mode (HSYNC, VSYNC
Philips
and FIELD Are Outputs)
and FIELD Are Inputs)
Encode Mode (video data is input
The ADV611/ADV612 completely manages the generation
These pins are used to control the
to the chip)
and timingof these pins. The device driving the ADV611/ blanking of video and sequencing.
ADV612 video interface must use these outputs to remain
in sync with the ADV611/ADV612. It is expected that this
combination of modes would not be used frequently.
Decode Mode (video data is output The ADV611/ADV612 completely manages the generation These pins are used to control the
from the chip)
and timing of these pins.
blanking of video and sequencing.
DRAM Manager
The DRAM Manager provides a sorting and reordering func-
tion on the subband coded data between the Wavelet Kernel
and the Programmable Quantizer. The DRAM manager pro-
vides a pipeline delay stage to the ADV611/ADV612. This
pipeline lets the ADV611/ADV612 extract current field image
statistics (min/max pixel values, sum of pixel values, and sum of
squares) used in the calculation of bin widths and reorder
wavelet transform data. The use of current field statistics in the
bin width calculation results in precise control over the com-
pressed bit rate. The DRAM manager manages the entire opera-
tion and refresh of the DRAM.
The interface between the ADV611/ADV612 DRAM man-
ager and DRAM is designed to be transparent to the user. The
ADV611/ADV612 DRAM pins should be connected to the
DRAM as called out in the Pin Function Descriptions section.
The ADV611/ADV612 requires one 256K word by 16-bit,
60 ns DRAM. The following is a selected list of manufacturers
and part numbers. All parts can be used with the ADV611/
ADV612 at all VCLK. Any DRAM used with the ADV611/
ADV612 must meet the minimum specifications outlined for
the Hyper Mode DRAMs listed in Table XI. For DRAM Inter-
face pins descriptions, see the Pin Function Descriptions.
Table XI. Compatible DRAMs
Manufacturer
Part Number
Notes
Toshiba
TC514265DJ/DZ/DFT-60
None
NEC
PD424210ALE-60
None
NEC
PD42S4210ALE-60
CBR Self-Refresh
feature of this
product is not
needed by the
ADV611/ADV612.
Hitachi
HM514265CJ-60
None
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADV7120KPZ30 | IC DAC VIDEO 3CH 30MHZ 44PLCC |
| ADV7125WBCPZ170 | IC DAC VIDEO 3-CH 330MHZ 48VFQFN |
| ADV7171KSZ-REEL | IC DAC VIDEO ENC NTSC 44-MQFP |
| ADV7172KSTZ-REEL | IC DAC VIDEO NTSC 6-CH 48-LQFP |
| ADV7177KSZ-REEL | IC DAC VIDEO NTSC 3-CH 44MQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADV611JSTZ | 制造商:Analog Devices 功能描述:IC VIDEO CODEC |
| ADV612 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Closed Circuit TV Digital Video Codec |
| ADV612BST | 制造商:Analog Devices 功能描述:Video Compression 120-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:INDUSTRIAL GRADE CCTV DIGITAL VID CODEC - Tape and Reel |
| ADV65056509 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV65909302 | 制造商:LG Corporation 功能描述:Frame Assembly |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。