參數(shù)資料
型號: ADSP-BF547YBCZ-4A
廠商: Analog Devices Inc
文件頁數(shù): 74/100頁
文件大?。?/td> 0K
描述: IC DSP BLACKFIN 400MHZ 400CSPBGA
標準包裝: 1
系列: Blackfin®
類型: 定點
接口: SPI,SSP,TWI,UART,USB
時鐘速率: 400MHz
非易失內(nèi)存: 外部
芯片上RAM: 260kB
電壓 - 輸入/輸出: 2.50V,3.30V
電壓 - 核心: 1.25V
工作溫度: -40°C ~ 105°C
安裝類型: 表面貼裝
封裝/外殼: 400-LFBGA,CSPBGA
供應商設(shè)備封裝: 400-CSPBGA(17x17)
包裝: 托盤
ADSP-BF542/ADSP-BF544/ADSP-BF547/ADSP-BF548/ADSP-BF549
Rev. D
|
Page 75 of 100
|
May 2011
Register and PIO
Table 58 and Figure 48 describe the ATAPI register and the PIO
data transfer timing. The material in this figure is adapted from
ATAPI-6 (INCITS 361-2002[R2007] and is used with permis-
sion of the American National Standards Institute (ANSI) on
behalf of the Information Technology Industry Council
(“ITIC”). Copies of ATAPI-6 (INCITS 361-2002 [R2007] can be
purchased from ANSI.
Note that in Figure 48 ATAPI_ADDR pins include A1-3,
ATAPI_CS0, and ATAPI_CS1. Alternate ATAPI port
ATAPI_ADDR pins include ATAPI_A0A, ATAPI_A1A,
ATAPI_A2A, ATAPI_CS0, and ATAPI_CS1. Note that an
alternate ATAPI_D0-15 port bus is ATAPI_D0-15A
Table 58. ATAPI Register and PIO Data Transfer Timing
ATAPI Parameter/Description
ATAPI_REG/PIO_TIM_x Timing Register
Setting1
Timing Equation
t0
Cycle time
T2_PIO, TEOC_PIO
(T2_PIO + TEOC_PIO) × tSCLK
t1
ATAPI_ADDR valid to
ATAPI_DIOR/ATAPI_DIOW setup
T1
T1 × tSCLK – (tSK1 + tSK2 + tSK4)
t2
ATAPI_DIOR/ATAPI_DIOW pulse width
T2_PIO
T2_PIO × tSCLK
t2i
ATAPI_DIOR/ATAPI_DIOW recovery time
TEOC_PIO
TEOC_PIO × tSCLK
t3
ATAPI_DIOW data setup
T2_PIO
T2_PIO × tSCLK – (tSK1 + tSK2 + tSK4)
t4
ATAPI_DIOW data hold
T4
T4 × tSCLK – (tSK1 + tSK2 + tSK4)
t5
ATAPI_DIOR data setup
N/A
tOD + tSUD + 2 × tBD + tCDD + tCDC
t6
ATAPI_DIOR data hold
N/A
0
t9
ATAPI_DIOR/ATAPI_DIOW to ATAPI_ADDR
valid hold
TEOC_PIO
TEOC_PIO × tSCLK – (tSK1 + tSK2 + tSK4)
tA
ATAPI_IORDY setup time
T2_PIO
T2_PIO × tSCLK – (tOD + tSUI + 2 × tCDC + 2 × tBD)
1 ATAPI timing register setting should be programmed with a value that guarantees parameter compliance with the ATA ANSI specification for the ATA device mode of
operation.
Figure 48. REG and PIO Data Transfer Timing
ATAPI
ADDR
t0
t2
t9
t3
t4
t5
tA
t6
t2i
t1
ATAPI_DIOR/
ATAPI_DIOW
ATAPI_D0–15
ATAPI_IORDY
ATAPI_D0–15
(WRITE)
(READ)
相關(guān)PDF資料
PDF描述
ADSP-BF592BCPZ IC DSP CTRLR 64LFCSP
ADSP-TS101SAB1-100 IC DSP CTRLR 128BIT BUS 625BGA
ADSP-TS201SYBP-050 IC PROCESSOR 500MHZ 576-SBGA
ADSP-TS202SABPZ050 IC PROCESSOR 500MHZ 576BGA
ADSP-TS203SABP-050 IC DSP FLOAT/FIXED 500MHZ 576BGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-BF548BBCZ 制造商:Analog Devices 功能描述:
ADSP-BF548BBCZ-5A 功能描述:IC DSP 16BIT 533MHZ 400CSBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:Blackfin® 標準包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C,McASP,McBSP 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA,F(xiàn)CBGA 供應商設(shè)備封裝:548-FCBGA(27x27) 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP-BF548BBCZ-5AA 功能描述:IC DSP 16BIT 533MHZ 400CSBGA 制造商:analog devices inc. 系列:Blackfin? 包裝:托盤 零件狀態(tài):有效 類型:定點 接口:CAN,SPI,SSP,TWI,UART,USB 時鐘速率:533MHz 非易失性存儲器:外部 片載 RAM:260kB 電壓 - I/O:2.50V,3.30V 電壓 - 內(nèi)核:1.25V 工作溫度:-40°C ~ 85°C(TA) 安裝類型:表面貼裝 封裝/外殼:400-LFBGA,CSPBGA 供應商器件封裝:400-CSPBGA(17x17) 標準包裝:1
ADSP-BF548BBCZ-5X 制造商:Analog Devices 功能描述:- Trays
ADSP-BF548MBBCZ-5M 功能描述:IC DSP 533MHZ W/DDR 400CSPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:Blackfin® 標準包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C,McASP,McBSP 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA,F(xiàn)CBGA 供應商設(shè)備封裝:548-FCBGA(27x27) 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA