- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19377 > ADSP-BF535PKBZ-350 (Analog Devices Inc)IC DSP CONTROLLER 16BIT 260-BGA PDF資料下載
參數(shù)資料
| 型號： | ADSP-BF535PKBZ-350 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 4/44頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DSP CONTROLLER 16BIT 260-BGA |
| 產(chǎn)品培訓模塊： | Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services |
| 標準包裝： | 1 |
| 系列： | Blackfin® |
| 類型： | 定點 |
| 接口： | PCI，SPI，SSP，UART，USB |
| 時鐘速率： | 350MHz |
| 非易失內(nèi)存： | 外部 |
| 芯片上RAM： | 308kB |
| 電壓 - 輸入/輸出： | 3.30V |
| 電壓 - 核心： | 1.60V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 260-BBGA |
| 供應商設備封裝： | 260-PBGA（19x19） |
| 包裝： | 托盤 |
第1頁第2頁第3頁當前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
ADSP-BF535
–12–
REV. A
(BYPASS) in the PLL Control register (PLL_CTL). If bypass is
disabled, the processor transitions to the full on mode. If bypass
is enabled, the processor transitions to the Active mode.
When in Sleep mode, system DMA access to L1 memory is not
supported.
Deep Sleep Operating Mode
– Maximum Power Savings
The deep sleep mode maximizes power savings by disabling the
clocks to the processor core (CCLK) and to all synchronous
peripherals (SCLK). Asynchronous peripherals, such as the
RTC, may still be running but will not be able to access internal
resources or external memory. This powered down mode can
only be exited by assertion of the reset interrupt (
RESET) or by
an asynchronous interrupt generated by the RTC. When in deep
sleep mode, assertion of
RESET causes the processor to sense
the value of the BYPASS pin. If bypass is disabled, the processor
will transition to full on mode. If bypass is enabled, the processor
will transition to active mode. When in deep sleep mode,
assertion of the RTC asynchronous interrupt causes the
processor to transition to the full on mode, regardless of the value
of the BYPASS pin.
The DEEPSLEEP output is asserted in this mode.
Mode Transitions
The available mode transitions diagrammed in Figure 6 are
accomplished either by the interrupt events described in the
following sections or by programming the PLLCTL register with
the appropriate values and then executing the PLL programming
sequence.
This instruction sequence takes the processor to a known idle
state with the interrupts disabled. Note that all DMA activity
should be disabled during mode transitions.
Power Savings
As shown in Table 4, the ADSP-BF535 Blackfin processor
supports five different power domains. The use of multiple power
domains maximizes flexibility, while maintaining compliance
with industry standards and conventions. By isolating the internal
logic of the ADSP-BF535 Blackfin processor into its own power
domain, separate from the PLL, RTC, PCI, and other I/O, the
processor can take advantage of dynamic power management,
without affecting the PLL, RTC, or other I/O devices.
Table 3. Operating Mode Power Settings
Mode
PLL
Bypassed
Core Clock
(CCLK)
System Clock
(SCLK)
Full On
Enabled No
Enabled
Active
Enabled Yes
Enabled
Sleep
Enabled Yes or No Disabled
Enabled
Deep +
Disabled
Figure 6. Mode Transitions
STOPCK = 1
AND PDWN = 0
WAKEUP AND
BYPASS = 1
WAKEUP AND
BYPASS = 0
SLEEP
STOPCK = 1
AND PDWN = 0
FULL-ON
ACTIVE
PDWN = 1
BYPASS = 1
ANDSTOPCK= 0
AND PDWN = 0
RTC_WAKEUP
DEEP
SLEEP
HARDWARE
RESET
MSEL = NEW
AND PLL_OFF = 0
AND BYPASS = 1
MSEL = NEW
AND PLL_OFF = 0
AND BYPASS = 0
BYPASS = 0
AND PLL_OFF = 0
AND STOPCK = 0
AND PDWN = 0
Table 4. Power Domains
Power Domain
VDD Range
All internal logic, except PLL and RTC
VDDINT
Analog PLL internal logic
VDDPLL
RTC internal logic and crystal I/O
VDDRTC
PCI I/O
VDDPCIEXT
All other I/O
VDDEXT
相關PDF資料 |
PDF描述 |
|---|---|
| HWS300-15 | PWR SUP IND 15V 22A SNG OUTPUT |
| VJ1206A680KBBAT4X | CAP CER 68PF 100V 10% NP0 1206 |
| ABB60DHFD-S621 | EDGECARD 120POS .050 PCI32 SMD |
| ADSP-21364YSWZ-2AA | IC DSP 32BIT 200MHZ EPAD 144LQFP |
| ACB60DHFN-S578 | EDGECARD 120POS PCI32 .050 SMD |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-BF536BBC-3A | 功能描述:IC DSP CTLR 16BIT 182CSPBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:Blackfin® 標準包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應商設備封裝:431-FCPBGA（20x20） 包裝:托盤 |
| ADSP-BF536BBC-4A | 功能描述:IC DSP CTLR 16BIT 182CSPBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:Blackfin® 標準包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應商設備封裝:431-FCPBGA（20x20） 包裝:托盤 |
| ADSP-BF536BBCZ-3A | 功能描述:IC DSP CTLR 16BIT 182CSPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:Blackfin® 標準包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C，McASP，McBSP 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，F(xiàn)CBGA 供應商設備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA |
| ADSP-BF536BBCZ-3AX | 制造商:Analog Devices 功能描述:182-MBGA PB-FREE - Trays |
| ADSP-BF536BBCZ-3B | 功能描述:IC DSP CTLR 16BIT 208CSPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:Blackfin® 標準包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C，McASP，McBSP 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，F(xiàn)CBGA 供應商設備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA |
發(fā)布緊急采購，3分鐘左右您將得到回復。