Output High Voltage, V
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� ADSP-BF506BSWZ-4F
寤犲晢锛� Analog Devices Inc
鏂囦欢闋佹暩(sh霉)锛� 51/80闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC DSP 400MHZ 1.4V 120LQFP
瑕栭牷鏂囦欢锛� Blackfin? BF50x Processor Family
妯欐簴鍖呰锛� 1
绯诲垪锛� Blackfin®
椤炲瀷锛� 瀹氶粸
鎺ュ彛锛� CAN锛孍BI/EMI锛孖²C锛孖rDA锛孭PI锛孲PI锛孲PORT锛孶ART/USART
鏅傞悩閫熺巼锛� 400MHz
闈炴槗澶卞収(n猫i)瀛橈細 闁冨瓨锛�16MB锛�
鑺墖涓奟AM锛� 68kB
闆诲 - 杓稿叆/杓稿嚭锛� 3.30V
闆诲 - 鏍稿績锛� 1.29V
宸ヤ綔婧害锛� -40°C ~ 85°C
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
灏佽/澶栨锛� 120-LQFP 瑁搁湶鐒婄洡
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 120-LQFP-EP锛�14x14锛�
鍖呰锛� 鎵樼洡
Rev. A
|
Page 55 of 80
|
July 2011
ADSP-BF504/ADSP-BF504F/ADSP-BF506F
DIGITAL LOGIC OUTPUTS
Output High Voltage, VOH
VDRIVE 鈥� 0.2
V min
No DC load (IOH = 0 mA)
Output Low Voltage, VOL
0.4
V max
No DC load (IOL = 0 mA)
Floating State Leakage Current
卤1
渭A max
VIN = 0 V or VDRIVE
Floating State Output Capacitance4
7
pF typ
Output Coding8
Straight (natural) binary
twos complement
1 VIN鈥� or VIN+ must remain within GND/VDD.
2 VIN鈥� = 0 V for specified performance. For full input range on VIN鈥� pin, see Figure 74 and Figure 75.
3 For full common-mode range, see Figure 70 and Figure 71.
4 Sample tested during initial release to ensure compliance.
5 Relates to Pin DCAPA or Pin DCAPB (VREF).
7 External voltage reference applied to Pins DCAPA, Pin DCAPB (VREF)
Table 48. Operating Conditions (ADC Performance/Accuracy)
Parameter
Specification
Unit
Test Conditions/Comments
DYNAMIC PERFORMANCE
Signal-to-Noise Ratio (SNR)
71
dB min
fIN = 14 kHz sine wave; differential mode
69
dB min
fIN = 14 kHz sine wave; single-ended and
pseudo differential modes
Signal-to-(Noise + Distortion) Ratio (SINAD)1 70
dB min
fIN = 14 kHz sine wave; differential mode
68
dB min
fIN = 14 kHz sine wave; single-ended and
pseudo differential modes
Total Harmonic Distortion (THD)
鈥�77
dB max
fIN = 14 kHz sine wave; differential mode
鈥�73
dB max
fIN = 14 kHz sine wave; single-ended and
pseudo differential modes
Spurious-Free Dynamic Range (SFDR)1
鈥�75
dB max
fIN = 50 kHz sine wave
Intermodulation Distortion (IMD)1,2
fa = 30 kHz, fb = 50 kHz
Second-Order Terms
鈥�88
dB typ
Third-Order Terms
鈥�88
dB typ
Channel-to-Channel Isolation
鈥�88
dB typ
SAMPLE AND HOLD
Aperture Delay2
11
ns max
Aperture Jitter2
50
ps typ
Aperture Delay Matching2
200
ps max
Full Power Bandwidth
33/26
MHz typ
@ 3 dB, AVDD, DVDD = 5 V/AVDD, DVDD = 3 V
3.5/3
MHz typ
@ 0.1 dB, AVDD, DVDD = 5 V/AVDD, DVDD = 3 V
Table 47. Operating Conditions (Analog, Voltage Reference, and Logic I/O) (Continued)
Parameter
Specification
Unit
Test Conditions/Comments
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
GMC60DREH-S734 CONN EDGECARD 120PS .100 EYELET
XC95288XL-10FGG256C IC CPLD 288MCELL 10NS 256-FBGA
HMC05DRXH CONN EDGECARD 10POS DIP .100 SLD
RGM43DRSD-S288 CONN EDGECARD 86POS .156 EXTEND
VE-B5K-CY-F1 CONVERTER MOD DC/DC 40V 50W
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
ADSP-BF506BSWZ-4FX 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:- Trays
ADSP-BF506F 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:LOW POWER BLACKFIN WITH ADVANCED EMBEDDED CONNECTIVITY - Bulk
ADSPBF506FBSWZ-ENG 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:- Trays
ADSP-BF506KSWZ-3F 鍔熻兘鎻忚堪:IC DSP 12BIT 300MHZ 120LQFP RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 宓屽叆寮� - DSP锛堟暩(sh霉)瀛楀紡淇¤櫉铏曠悊鍣級 绯诲垪:Blackfin® 妯欐簴鍖呰:2 绯诲垪:StarCore 椤炲瀷:SC140 鍏�(n猫i)鏍� 鎺ュ彛:DSI锛屼互澶恫(w菐ng)锛孯S-232 鏅傞悩閫熺巼:400MHz 闈炴槗澶卞収(n猫i)瀛�:澶栭儴 鑺墖涓奟AM:1.436MB 闆诲 - 杓稿叆/杓稿嚭:3.30V 闆诲 - 鏍稿績:1.20V 宸ヤ綔婧害:-40°C ~ 105°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:431-BFBGA锛孎(xi脿n)CBGA 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:431-FCPBGA锛�20x20锛� 鍖呰:鎵樼洡
ADSP-BF506KSWZ-4F 鍔熻兘鎻忚堪:IC DSP 12BIT 400MHZ 120LQFP RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 宓屽叆寮� - DSP锛堟暩(sh霉)瀛楀紡淇¤櫉铏曠悊鍣級 绯诲垪:Blackfin® 妯欐簴鍖呰:2 绯诲垪:StarCore 椤炲瀷:SC140 鍏�(n猫i)鏍� 鎺ュ彛:DSI锛屼互澶恫(w菐ng)锛孯S-232 鏅傞悩閫熺巼:400MHz 闈炴槗澶卞収(n猫i)瀛�:澶栭儴 鑺墖涓奟AM:1.436MB 闆诲 - 杓稿叆/杓稿嚭:3.30V 闆诲 - 鏍稿績:1.20V 宸ヤ綔婧害:-40°C ~ 105°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:431-BFBGA锛孎(xi脿n)CBGA 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:431-FCPBGA锛�20x20锛� 鍖呰:鎵樼洡