- 鎮ㄧ従(xi脿n)鍦ㄧ殑浣嶇疆锛�璨�(m菐i)璩�(m脿i)IC缍�(w菐ng) > PDF鐩寗19481 > ADSP-BF506BSWZ-4F (Analog Devices Inc)IC DSP 400MHZ 1.4V 120LQFP PDF璩囨枡涓嬭級
鍙冩暩(sh霉)璩囨枡
| 鍨嬭櫉(h脿o)锛� | ADSP-BF506BSWZ-4F |
| 寤犲晢锛� | Analog Devices Inc |
| 鏂囦欢闋�(y猫)鏁�(sh霉)锛� | 11/80闋�(y猫) |
| 鏂囦欢澶�?銆�?/td> | 0K |
| 鎻忚堪锛� | IC DSP 400MHZ 1.4V 120LQFP |
| 瑕栭牷鏂囦欢锛� | Blackfin? BF50x Processor Family |
| 妯�(bi膩o)婧�(zh菙n)鍖呰锛� | 1 |
| 绯诲垪锛� | Blackfin® |
| 椤�(l猫i)鍨嬶細 | 瀹氶粸(di菐n) |
| 鎺ュ彛锛� | CAN锛孍BI/EMI锛孖²C锛孖rDA锛孭PI锛孲PI锛孲PORT锛孶ART/USART |
| 鏅�(sh铆)閻橀€熺巼锛� | 400MHz |
| 闈炴槗澶卞収(n猫i)瀛橈細 | 闁冨瓨锛�16MB锛� |
| 鑺墖涓奟AM锛� | 68kB |
| 闆诲 - 杓稿叆/杓稿嚭锛� | 3.30V |
| 闆诲 - 鏍稿績锛� | 1.29V |
| 宸ヤ綔婧害锛� | -40°C ~ 85°C |
| 瀹夎椤�(l猫i)鍨嬶細 | 琛ㄩ潰璨艰 |
| 灏佽/澶栨锛� | 120-LQFP 瑁搁湶鐒婄洡(p谩n) |
| 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 | 120-LQFP-EP锛�14x14锛� |
| 鍖呰锛� | 鎵樼洡(p谩n) |
绗�1闋�(y猫)绗�2闋�(y猫)绗�3闋�(y猫)绗�4闋�(y猫)绗�5闋�(y猫)绗�6闋�(y猫)绗�7闋�(y猫)绗�8闋�(y猫)绗�9闋�(y猫)绗�10闋�(y猫)鐣�(d膩ng)鍓嶇11闋�(y猫)绗�12闋�(y猫)绗�13闋�(y猫)绗�14闋�(y猫)绗�15闋�(y猫)绗�16闋�(y猫)绗�17闋�(y猫)绗�18闋�(y猫)绗�19闋�(y猫)绗�20闋�(y猫)绗�21闋�(y猫)绗�22闋�(y猫)绗�23闋�(y猫)绗�24闋�(y猫)绗�25闋�(y猫)绗�26闋�(y猫)绗�27闋�(y猫)绗�28闋�(y猫)绗�29闋�(y猫)绗�30闋�(y猫)绗�31闋�(y猫)绗�32闋�(y猫)绗�33闋�(y猫)绗�34闋�(y猫)绗�35闋�(y猫)绗�36闋�(y猫)绗�37闋�(y猫)绗�38闋�(y猫)绗�39闋�(y猫)绗�40闋�(y猫)绗�41闋�(y猫)绗�42闋�(y猫)绗�43闋�(y猫)绗�44闋�(y猫)绗�45闋�(y猫)绗�46闋�(y猫)绗�47闋�(y猫)绗�48闋�(y猫)绗�49闋�(y猫)绗�50闋�(y猫)绗�51闋�(y猫)绗�52闋�(y猫)绗�53闋�(y猫)绗�54闋�(y猫)绗�55闋�(y猫)绗�56闋�(y猫)绗�57闋�(y猫)绗�58闋�(y猫)绗�59闋�(y猫)绗�60闋�(y猫)绗�61闋�(y猫)绗�62闋�(y猫)绗�63闋�(y猫)绗�64闋�(y猫)绗�65闋�(y猫)绗�66闋�(y猫)绗�67闋�(y猫)绗�68闋�(y猫)绗�69闋�(y猫)绗�70闋�(y猫)绗�71闋�(y猫)绗�72闋�(y猫)绗�73闋�(y猫)绗�74闋�(y猫)绗�75闋�(y猫)绗�76闋�(y猫)绗�77闋�(y猫)绗�78闋�(y猫)绗�79闋�(y猫)绗�80闋�(y猫)
Rev. A
|
Page 19 of 80
|
July 2011
ADSP-BF504/ADSP-BF504F/ADSP-BF506F
is necessary to read from both DOUT pins simultaneously.
shows both DOUTA and DOUTB of the ADC connected to one of
the processor鈥檚 serial ports. The SPORTx Receive Configuration
1 register and SPORTx Receive Configuration 2 register should
be set up as outlined in Table 9 (The SPORTx Receive Configu-
NOTE:
The SPORT must be enabled with the following set-
tings: external clock, external frame sync, and active low frame
sync.
To implement the power-down modes, SLEN should be set to
1001 to issue an 8-bit SCLK burst. A Blackfin driver for the
ADC is available to download at www.analog.com.
INTERNAL ADC
An ADC is integrated into the ADSP-BF506F product. All ADC
signals are connected out to package pins to enable maximum
interconnect flexibility in mixed signal applications.
The internal ADC is a dual, 12-bit, high speed, low power, suc-
cessive approximation ADC that operates from a single 2.7 V to
5.25 V power supply and features throughput rates up to
2 MSPS. The device contains two ADCs, each preceded by a
3-channel multiplexer, and a low noise, wide bandwidth track-
and-hold amplifier that can handle input frequencies in excess
of 30 MHz.
Figure 8 shows the functional block diagram of the internal
ADC. The ADC features include:
Dual 12-bit, 3-channel ADC
Throughput rate: up to 2 MSPS
Specified for DVDD and AVDD of 2.7 V to 5.25 V
Pin-configurable analog inputs
12-channel single-ended inputs
or
6-channel fully differential inputs
or
6-channel pseudo differential inputs
Accurate on-chip voltage reference: 2.5 V
Dual conversion with read 437.5 ns, 32 MHz ADSCLK
High speed serial interface
SPI-/QSPI
TM-/MICROWIRETM-/DSP-compatible
Low power shutdown mode
The conversion process and data acquisition use standard con-
trol inputs allowing easy interfacing to microprocessors or
DSPs. The input signal is sampled on the falling edge of CS; con-
version is also initiated at this point. The conversion time is
determined by the ADSCLK frequency. There are no pipelined
delays associated with the part.
The internal ADC uses advanced design techniques to achieve
very low power dissipation at high throughput rates. The part
also offers flexible power/throughput rate management when
operating in normal mode as the quiescent current consump-
tion is so low.
The analog input range for the part can be selected to be a 0 V to
VREF (or 2 脳 VREF) range, with either straight binary or twos
complement output coding. The internal ADC has an on-chip
2.5 V reference that can be overdriven when an external refer-
ence is preferred.
Table 9. The SPORTx Receive Configuration 1 Register
(SPORTx_RCR1)
Setting
Description
RCKFE = 1
Sample data with rising edge of RSCLK
LRFS = 1
Active low frame signal
RFSR = 1
Frame every word
IRFS = 0
External RFS used
RLSBIT = 0
Receive MSB first
RDTYPE = 00
Zero fill
IRCLK = 0
External receive clock
RSPEN = 1
Receive enabled
TFSR = RFSR = 1
Table 10. The SPORTx Receive Configuration 2 Register
(SPORTx_RCR2)
Setting
Description
RXSE = 1
Secondary side enabled
SLEN = 1111
16-bit data-word (or may be set to 1101 for
14-bit data-word)
Figure 8. ADC (Internal) Functional Block Diagram
12-BIT
SUCCESSIVE
APPROXIMATION
ADC
DOUTA
OUTPUT
DRIVERS
CONTROL
LOGIC
T/H
BUF
VA1
VA2
VA3
VA4
VA5
VA6
MUX
REF
ADC
VDRIVE
REF SELECT
DCAPA
AVDD
DVDD
BUF
DOUTB
OUTPUT
DRIVERS
12-BIT
SUCCESSIVE
APPROXIMATION
ADC
T/H
VB1
VB2
VB3
VB4
VB5
VB6
MUX
AGND AGND AGND DCAPB
DGND
CS
ADSCLK
RANGE
SGL/DIFF
A0
A1
A2
鐩搁棞(gu膩n)PDF璩囨枡 |
PDF鎻忚堪 |
|---|---|
| GMC60DREH-S734 | CONN EDGECARD 120PS .100 EYELET |
| XC95288XL-10FGG256C | IC CPLD 288MCELL 10NS 256-FBGA |
| HMC05DRXH | CONN EDGECARD 10POS DIP .100 SLD |
| RGM43DRSD-S288 | CONN EDGECARD 86POS .156 EXTEND |
| VE-B5K-CY-F1 | CONVERTER MOD DC/DC 40V 50W |
鐩搁棞(gu膩n)浠ｇ悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉) |
鍙冩暩(sh霉)鎻忚堪 |
|---|---|
| ADSP-BF506BSWZ-4FX | 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:- Trays |
| ADSP-BF506F | 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:LOW POWER BLACKFIN WITH ADVANCED EMBEDDED CONNECTIVITY - Bulk |
| ADSPBF506FBSWZ-ENG | 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:- Trays |
| ADSP-BF506KSWZ-3F | 鍔熻兘鎻忚堪:IC DSP 12BIT 300MHZ 120LQFP RoHS:鏄� 椤�(l猫i)鍒�:闆嗘垚闆昏矾 (IC) >> 宓屽叆寮� - DSP锛堟暩(sh霉)瀛楀紡淇¤櫉(h脿o)铏曠悊鍣級 绯诲垪:Blackfin® 妯�(bi膩o)婧�(zh菙n)鍖呰:2 绯诲垪:StarCore 椤�(l猫i)鍨�:SC140 鍏�(n猫i)鏍� 鎺ュ彛:DSI锛屼互澶恫(w菐ng)锛孯S-232 鏅�(sh铆)閻橀€熺巼:400MHz 闈炴槗澶卞収(n猫i)瀛�:澶栭儴 鑺墖涓奟AM:1.436MB 闆诲 - 杓稿叆/杓稿嚭:3.30V 闆诲 - 鏍稿績:1.20V 宸ヤ綔婧害:-40°C ~ 105°C 瀹夎椤�(l猫i)鍨�:琛ㄩ潰璨艰 灏佽/澶栨:431-BFBGA锛孎(xi脿n)CBGA 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:431-FCPBGA锛�20x20锛� 鍖呰:鎵樼洡(p谩n) |
| ADSP-BF506KSWZ-4F | 鍔熻兘鎻忚堪:IC DSP 12BIT 400MHZ 120LQFP RoHS:鏄� 椤�(l猫i)鍒�:闆嗘垚闆昏矾 (IC) >> 宓屽叆寮� - DSP锛堟暩(sh霉)瀛楀紡淇¤櫉(h脿o)铏曠悊鍣級 绯诲垪:Blackfin® 妯�(bi膩o)婧�(zh菙n)鍖呰:2 绯诲垪:StarCore 椤�(l猫i)鍨�:SC140 鍏�(n猫i)鏍� 鎺ュ彛:DSI锛屼互澶恫(w菐ng)锛孯S-232 鏅�(sh铆)閻橀€熺巼:400MHz 闈炴槗澶卞収(n猫i)瀛�:澶栭儴 鑺墖涓奟AM:1.436MB 闆诲 - 杓稿叆/杓稿嚭:3.30V 闆诲 - 鏍稿績:1.20V 宸ヤ綔婧害:-40°C ~ 105°C 瀹夎椤�(l猫i)鍨�:琛ㄩ潰璨艰 灏佽/澶栨:431-BFBGA锛孎(xi脿n)CBGA 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:431-FCPBGA锛�20x20锛� 鍖呰:鎵樼洡(p谩n) |
鐧�(f膩)甯冪穵鎬ラ噰璩�(g貌u)锛�3鍒嗛悩宸﹀彸鎮ㄥ皣寰楀埌鍥炲京(f霉)銆�
