- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄223308 > ADE7878ACPZ-RL (ANALOG DEVICES INC) Poly Phase Multifunction Energy Metering IC With Total And Fundamental Powers, No Of Pins: 40, Temperature Range: Ind PDF資料下載
參數(shù)資料
| 型號： | ADE7878ACPZ-RL |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 模擬信號調(diào)理 |
| 英文描述： | Poly Phase Multifunction Energy Metering IC With Total And Fundamental Powers, No Of Pins: 40, Temperature Range: Ind |
| 中文描述： | SPECIALTY ANALOG CIRCUIT, QCC40 |
| 封裝： | 6 X 6 MM, ROHS COMPLIANT, MO-220WJJD, LFCSP-40 |
| 文件頁數(shù)： | 59/96頁 |
| 文件大小： | 1096K |
| 代理商： | ADE7878ACPZ-RL |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁當前第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁
ADE7854/ADE7858/ADE7868/ADE7878
Rev. E | Page 62 of 96
Bit 0 (NLOAD) in the STATUS1 register is set when this no
load condition in one of the three phases is triggered. Bits[2:0]
(NLPHASE[2:0]) in the PHNOLOAD register indicate the state
of all phases relative to a no load condition and are set simulta-
neously with Bit NLOAD in the STATUS1 register. NLPHASE[0]
indicates the state of Phase A, NLPHASE[1] indicates the state
of Phase B, and NLPHASE[2] indicates the state of Phase C.
When Bit NLPHASE[x] is cleared to 0, it means the phase is out
of a no load condition. When set to 1, it means the phase is in a
no load condition.
An interrupt attached to Bit 0 (NLOAD) in the STATUS1
register can be enabled by setting Bit 0 in the MASK1 register.
If enabled, the IRQ1 pin is set to low, and the status bit is set
to 1 whenever one of three phases enters or exits this no load
condition. To find the phase that triggered the interrupt, the
PHNOLOAD register is read immediately after reading the
STATUS1 register. Next, the status bit is cleared, and the IRQ1
pin is set to high by writing to the STATUS1 register with the
corresponding bit set to 1.
No Load Detection Based on Fundamental Active and
Reactive Powers—ADE7878 Only
This no load condition (available on the ADE7878 only) is
triggered when the absolute values of both phase fundamental
active and reactive powers are less than or equal to the respective
APNOLOAD and VARNOLOAD positive thresholds. In this
case, the fundamental active and reactive energies of that phase
are not accumulated, and no CFx pulses are generated based on
these energies. APNOLOAD and VARNOLOAD are the same
no load thresholds set for the total active and reactive powers.
When APNOLOAD and VARNOLOAD are set to negative
values, this no load detection circuit is disabled.
Bit 1 (FNLOAD) in the STATUS1 register is set when this no
load condition in one of the three phases is triggered. Bits[5:3]
(FNLPHASE[2:0]) in the PHNOLOAD register indicate the
state of all phases relative to a no load condition and are set
simultaneously with Bit FNLOAD in the STATUS1 register.
FNLPHASE[0] indicates the state of Phase A, FNLPHASE[1]
indicates the state of Phase B, and FNLPHASE[2] indicates the
state of Phase C. When Bit FNLPHASE[x] is cleared to 0, it
means the phase is out of the no load condition. When set to 1,
it means the phase is in a no load condition.
An interrupt attached to the Bit 1 (FNLOAD) in the STATUS1
register can be enabled by setting Bit 1 in the MASK1 register. If
enabled, the IRQ1 pin is set low and the status bit is set to 1
whenever one of three phases enters or exits this no load
condition. To find the phase that triggered the interrupt, the
PHNOLOAD register is read immediately after reading the
STATUS1 register. Then the status bit is cleared and the IRQ1
pin is set back high by writing to the STATUS1 register with the
corresponding bit set to 1.
No Load Detection Based on Apparent Power
This no load condition is triggered when the absolute value
of phase apparent power is less than or equal to the threshold
indicated in the VANOLOAD 24-bit signed register. In this
case, the apparent energy of that phase is not accumulated
and no CFx pulses are generated based on this energy. The
VANOLOAD register represents the positive no load level
of apparent power relative to PMAX, the maximum apparent
power obtained when full-scale voltages and currents are
provided at the ADC inputs. The expression used to compute
the VANOLOAD signed 24-bit value is
PMAX
I
U
VANOLOAD
FS
NOLOAD
FS
n
×
=
(48)
where:
PMAX = 33,516,139 = 0x1FF6A6B, the instantaneous apparent
power computed when the ADC inputs are at full scale.
UFS, IFS are the rms values of phase voltages and currents when
the ADC inputs are at full scale.
Un is the nominal rms value of phase voltage.
INOLOAD is the minimum rms value of phase current the meter
starts measuring.
When the VANOLOAD register is set to negative values, the no
load detection circuit is disabled.
As stated in the Current Waveform Gain Registers section, the
serial ports of the ADE7854/ADE7858/ADE7868/ADE7878
work on 32-, 16-, or 8-bit words and the DSP works on 28 bits.
Similar to the registers presented in Figure 33, the VANOLOAD
24-bit signed register is accessed as a 32-bit register with the
four MSBs padded with 0s and sign extended to 28 bits.
Bit 2 (VANLOAD) in the STATUS1 register is set when this no
load condition in one of the three phases is triggered. Bits[8:6]
(VANLPHASE[2:0]) in the PHNOLOAD register indicate the
state of all phases relative to a no load condition and they are set
simultaneously with Bit VANLOAD in the STATUS1 register:
Bit VANLPHASE[0] indicates the state of Phase A.
Bit VANLPHASE[1] indicates the state of Phase B.
Bit VANLPHASE[2] indicates the state of Phase C.
When Bit VANLPHASE[x] is cleared to 0, it means the phase is
out of no load condition. When set to 1, it means the phase is in
no load condition.
An interrupt attached to Bit 2 (VANLOAD) in the STATUS1
register is enabled by setting Bit 2 in the MASK1 register. If
enabled, the IRQ1 pin is set low and the status bit is set to 1
whenever one of three phases enters or exits this no load
condition. To find the phase that triggered the interrupt, the
PHNOLOAD register is read immediately after reading the
STATUS1 register. Next, the status bit is cleared, and the IRQ1
pin is set to high by writing to the STATUS1 register with the
corresponding bit set to 1.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADG529FTQ | 4-CHANNEL, DIFFERENTIAL MULTIPLEXER, CDIP18 |
| ADJ24006 | POWER/SIGNAL RELAY, SPST, LATCHED, 0.042A (COIL), 6VDC (COIL), 250mW (COIL), THROUGH HOLE-STRAIGHT MOUNT |
| ADJ24012 | POWER/SIGNAL RELAY, SPST, LATCHED, 0.021A (COIL), 12VDC (COIL), 250mW (COIL), THROUGH HOLE-STRAIGHT MOUNT |
| ADJ24024 | POWER/SIGNAL RELAY, SPST, LATCHED, 0.01A (COIL), 24VDC (COIL), 250mW (COIL), THROUGH HOLE-STRAIGHT MOUNT |
| ADJ24048 | POWER/SIGNAL RELAY, SPST, LATCHED, 0.005A (COIL), 48VDC (COIL), 250mW (COIL), THROUGH HOLE-STRAIGHT MOUNT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADE7878XCPZ | 制造商:Analog Devices 功能描述:POLY PHASE MULTIFUNCTION ENERGY METERING IC WITH TOTAL - Bulk |
| ADE7880 | 制造商:Analog Devices 功能描述:BOARD EVAL ENERGY METER ADE |
| ADE7880ACPZ | 功能描述:IC ENERGY METERING 3PH 40LFCSP RoHS:是 類別:集成電路 (IC) >> PMIC - 能量測量 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:* |
| ADE7880ACPZ-RL | 功能描述:IC ENERGY METERING 3PH 40LFCSP RoHS:是 類別:集成電路 (IC) >> PMIC - 能量測量 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:* |
| ADE7903ARWZ | 功能描述:Energy Monitor (Power Meter) 24 bit SPI 20-SOIC 制造商:analog devices inc. 系列:- 包裝:管件 零件狀態(tài):有效 類型:能量監(jiān)測器（功率計） 分辨率（位）:24 b 采樣率（每秒）:- 數(shù)據(jù)接口:SPI 電壓源:單電源 電壓 - 電源:2.97 V ~ 3.63 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:20-SOIC（0.295"，7.50mm 寬） 供應(yīng)商器件封裝:20-SOIC 標準包裝:37 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。