參數(shù)資料
型號(hào): AD9895KBCZRL
廠商: Analog Devices Inc
文件頁(yè)數(shù): 40/58頁(yè)
文件大?。?/td> 0K
描述: IC CCD SIGNAL PROC/GEN 64-CSPBGA
標(biāo)準(zhǔn)包裝: 2,000
類型: CCD 信號(hào)處理器,12 位
輸入類型: 邏輯
輸出類型: 邏輯
接口: 3 線串口
安裝類型: 表面貼裝
封裝/外殼: 64-VFBGA,CSPBGA
供應(yīng)商設(shè)備封裝: 64-CSPBGA(9x9)
包裝: 帶卷 (TR)
REV. A
AD9891/AD9895
–45–
Table XXIII. CLPOB Register Map
Bit
Default
Address
Content
Width
Value
Register Name
Register Description
08D
[0]
1
01
CLPOBPOL0
Sequence #0: Start Polarity for CLPOB
08E
[5:0]
6
0A
CLPOBTOG1_0[5:0]
Sequence #0: Toggle Position 1 for CLPOB
08F
[5:0]
6
00
CLPOBTOG1_0[11:6]
090
[5:0]
6
2F
CLPOBTOG2_0[5:0]
Sequence #0: Toggle Position 2 for CLPOB
091
[5:0]
6
00
CLPOBTOG2_0[11:6]
092
[0]
1
00
CLPOBPOL1
Sequence #1: Start Polarity for CLPOB
093
[5:0]
6
3F
CLPOBTOG1_1[5:0]
Sequence #1: Toggle Position 1 for CLPOB
094
[5:0]
6
3F
CLPOBTOG1_1[11:6]
095
[5:0]
6
3F
CLPOBTOG2_1[5:0]
Sequence #1: Toggle Position 2 for CLPOB
096
[5:0]
6
3F
CLPOBTOG2_1[11:6]
097
[0]
1
00
CLPOBPOL2
Sequence #2: Start Polarity for CLPOB
098
[5:0]
6
3F
CLPOBTOG1_2[5:0]
Sequence #2: Toggle Position 1 for CLPOB
099
[5:0]
6
3F
CLPOBTOG1_2[11:6]
09A
[5:0]
6
3F
CLPOBTOG2_2[5:0]
Sequence #2: Toggle Position 2 for CLPOB
09B
[5:0]
6
3F
CLPOBTOG2_2[11:6]
09C
[0]
100CLPOBSPOL3
Sequence #3: Start Polarity for CLPOB
09D
[5:0]
6
3F
CLPOBTOG1_3[5:0]
Sequence #3: Toggle Position 1 for CLPOB
09E
[5:0]
6
3F
CLPOBTOG1_3[11:6]
09F
[5:0]
6
3F
CLPOBTOG2_3[5:0]
Sequence #3: Toggle Position 2 for CLPOB
0A0
[5:0]
6
3F
CLPOBTOG2_3[11:6]
0A1
[1:0]
2
00
CLPOBSPTR0
CLPOB Sequence Pointer for Region #0
0A2
[1:0]
2
00
CLPOBSPTR1
CLPOB Sequence Pointer for Region #1
0A3
[1:0]
2
00
CLPOBSPTR2
CLPOB Sequence Pointer for Region #2
0A4
[1:0]
2
00
CLPOBSPTR3
CLPOB Sequence Pointer for Region #3
Table XXIV. HBLK Register Map
*
Bit
Default
Address
Content
Width
Value
Register Name
Register Description
0A5
[0]
1
01
HBLKMASK_H1_0
Sequence #0: H1 Masking Polarity for HBLK
0A6
[0]
1
01
HBLKMASK_H3_0
Sequence #0: H3 Masking Polarity for HBLK
0A7
[5:0]
6
34
HBLKTOG1_0[5:0]
Sequence #0: Toggle Position 1 for HBLK
0A8
[5:0]
6
00
HBLKTOG1_0[11:6]
0A9
[5:0]
6
2C
HBLKTOG2_0[5:0]
Sequence #0: Toggle Position 2 for HBLK
0AA
[5:0]
6
02
HBLKTOG2_0[11:6]
0AB
[0]
1
00
HBLKMASK_H1_1
Sequence #1: H1 Masking Polarity for HBLK
0AC
[0]
1
00
HBLKMASK_H3_1
Sequence #1: H3 Masking Polarity for HBLK
0AD
[5:0]
6
3F
HBLKTOG1_1[5:0]
Sequence #1: Toggle Position 1 for HBLK
0AE
[5:0]
6
3F
HBLKTOG1_1[11:6]
0AF
[5:0]
6
3F
HBLKTOG2_1[5:0]
Sequence #1: Toggle Position 2 for HBLK
0B0
[5:0]
6
3F
HBLKTOG2_1[11:6]
0B1
[0]
1
00
HBLKMASK_H1_2
Sequence #2: H1 Masking Polarity for HBLK
0B2
[0]
1
00
HBLKMASK_H3_2
Sequence #2: H3 Masking Polarity for HBLK
0B3
[5:0]
6
3F
HBLKTOG1_2[5:0]
Sequence #2: Toggle Position 1 for HBLK
0B4
[5:0]
6
3F
HBLKTOG1_2[11:6]
0B5
[5:0]
6
3F
HBLKTOG2_2[5:0]
Sequence #2: Toggle Position 2 for HBLK
0B6
[5:0]
6
3F
HBLKTOG2_2[11:6]
0B7
[0]
1
00
HBLKMASK_H1_3
Sequence #3: H1 Masking Polarity for HBLK
0B8
[0]
1
00
HBLKMASK_H3_3
Sequence #3: H3 Masking Polarity for HBLK
0B9
[5:0]
6
3F
HBLKTOG1_3[5:0]
Sequence #3: Toggle Position 1 for HBLK
0BA
[5:0]
6
3F
HBLKTOG1_3[11:6]
0BB
[5:0]
6
3F
HBLKTOG2_3[5:0]
Sequence #3: Toggle Position 2 for HBLK
0BC
[5:0]
6
3F
HBLKTOG2_3[11:6]
*HBLK Sequence-Change Positions shared with the vertical transfer pulses.
相關(guān)PDF資料
PDF描述
AD9910BSVZ-REEL IC DDS 1GSPS 14BIT PAR 100TQFP
AD9911BCPZ-REEL7 IC DDS 500MSPS DAC 10BIT 56LFCSP
AD9912ABCPZ IC DDS 1GSPS DAC 14BIT 64LFCSP
AD9913BCPZ-REEL7 IC DDS 250MSPS 10BIT ADC 32LFCSP
AD9923ABBCZ IC PROCESSOR CCD 12BIT 105CSPBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9898 制造商:AD 制造商全稱:Analog Devices 功能描述:CCD Signal Processor with Precision Timing⑩ Generator
AD9898KCP-20 制造商:Rochester Electronics LLC 功能描述:10 BIT 20 MSPS ANALOG FRONT END CONVERTE - Bulk 制造商:Analog Devices 功能描述:
AD9898KCPRL-20 制造商:AD 制造商全稱:Analog Devices 功能描述:CCD Signal Processor with Precision Timing⑩ Generator
AD9899ARS-2 制造商:Analog Devices 功能描述:
AD9901 制造商:AD 制造商全稱:Analog Devices 功能描述:Ultrahigh Speed Phase/Frequency Discriminator