- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1894 > AD9895KBCZRL (Analog Devices Inc)IC CCD SIGNAL PROC/GEN 64-CSPBGA PDF資料下載
參數(shù)資料
| 型號： | AD9895KBCZRL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 14/58頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CCD SIGNAL PROC/GEN 64-CSPBGA |
| 標(biāo)準(zhǔn)包裝： | 2,000 |
| 類型： | CCD 信號處理器，12 位 |
| 輸入類型： | 邏輯 |
| 輸出類型： | 邏輯 |
| 接口： | 3 線串口 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-VFBGA，CSPBGA |
| 供應(yīng)商設(shè)備封裝： | 64-CSPBGA（9x9） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁
REV. A
AD9891/AD9895
–21–
Table X. Vertical Sequence Alternation Parameters
Register
Length
Range
Description
VTPALT
1b
Enabled/Disabled
Enables the Line-by-Line Alternation (1 = Enabled)
VxSPTRFIRST
4b
Sequence 0–11
SPTR for Vx Output during Each Region 0–4 for FIRST Lines
VxINVFIRST
1b
High/Low
When High, the Polarity of VxSPTRFIRST Is Inverted
VxSPTRSECOND
4b
Sequence 0–11
SPTR for Vx Output during Each Region 0–4 for SECOND Lines
VxINVSECOND
1b
High/Low
When High, the Polarity of VxSPTRSECOND Is Inverted
x is the V-output from 1–4.
Vertical Sequence Alternation
The AD9891/AD9895 also supports line-by-line alternation of
vertical sequences within any region, as shown in Figure 23.
Table X summarizes the additional registers used to support differ-
ent alternation patterns. To create an alternating vertical pattern,
the VxSPTRFIRST and VxSPTRSECOND Registers are pro-
grammed with the desired sequences to be alternated. The
VTPALT Register must be set HIGH for that region to use
alternation. If VTPALT is LOW, then the VxSPTRSECOND
Registers will be ignored. Figure 24 shows an example of line-
by-line alternation.
REGION CHANGE POSTION #2
SINGLE FIELD (1 VD INTERVAL)
SECOND LINES
FIRST LINES
LINE-BY-LINE ALTERNATION
NO ALTERNATION
REGION CHANGE POSITION #1
ONLY FIRST LINES ARE USED
REGION CHANGE POSTION #0
NO ALTERNATION
ONLY FIRST LINES ARE USED
WHEN THE VTPALT REGISTER IS LOW (NO ALTERNATION), ONLY THE FIRST LINES ARE USED.
Figure 23. Use of Line Alteration in Vertical Sequencing
V1
V2
USE FIRST V SEQUENCES
V3
V4
HD
USE SECOND V SEQUENCES
USE FIRST V SEQUENCES
SEQUENCES MAY BE ALTERNATED WITHIN A REGION BY USING THE SPTRFIRST AND SPTRSECOND REGISTERS.
Figure 24. Example of Line Alteration within a Region
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9910BSVZ-REEL | IC DDS 1GSPS 14BIT PAR 100TQFP |
| AD9911BCPZ-REEL7 | IC DDS 500MSPS DAC 10BIT 56LFCSP |
| AD9912ABCPZ | IC DDS 1GSPS DAC 14BIT 64LFCSP |
| AD9913BCPZ-REEL7 | IC DDS 250MSPS 10BIT ADC 32LFCSP |
| AD9923ABBCZ | IC PROCESSOR CCD 12BIT 105CSPBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9898 | 制造商:AD 制造商全稱:Analog Devices 功能描述:CCD Signal Processor with Precision Timing⑩ Generator |
| AD9898KCP-20 | 制造商:Rochester Electronics LLC 功能描述:10 BIT 20 MSPS ANALOG FRONT END CONVERTE - Bulk 制造商:Analog Devices 功能描述: |
| AD9898KCPRL-20 | 制造商:AD 制造商全稱:Analog Devices 功能描述:CCD Signal Processor with Precision Timing⑩ Generator |
| AD9899ARS-2 | 制造商:Analog Devices 功能描述: |
| AD9901 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Ultrahigh Speed Phase/Frequency Discriminator |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。