- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄1894 > AD9824KCPZRL (Analog Devices Inc)IC CCD SIGNAL PROC 14BIT 48LFCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9824KCPZRL |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 9/24頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC CCD SIGNAL PROC 14BIT 48LFCSP |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 類(lèi)型： | CCD 信號(hào)處理器，14 位 |
| 輸入類(lèi)型： | 邏輯 |
| 輸出類(lèi)型： | 邏輯 |
| 接口： | 3 線串口 |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 48-VFQFN 裸露焊盤(pán)，CSP |
| 供應(yīng)商設(shè)備封裝： | 48-LFCSP-VQ（7x7） |
| 包裝： | 帶卷 (TR) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)
REV. 0
AD9824
–17–
CIRCUIT DESCRIPTION AND OPERATION
The AD9824 signal processing chain is shown in Figure 25.
Each processing step is essential in achieving a high quality image
from the raw CCD pixel data.
DC Restore
To reduce the large dc offset of the CCD output signal, a dc
restore circuit is used with an external 0.1
F series coupling
capacitor. This restores the dc level of the CCD signal to approxi-
mately 1.5 V to be compatible with the 3 V single supply of
the AD9824.
Correlated Double Sampler
The CDS circuit samples each CCD pixel twice to extract the
video information and reject low frequency noise. The timing
shown in Figure 5 illustrates how the two CDS clocks, SHP
and SHD, are used to sample the reference level and data level
of the CCD signal, respectively. The CCD signal is sampled on
the rising edges of SHP and SHD. Placement of these two clock
signals is critical in achieving the best performance from the CCD.
An internal SHP/SHD delay (tID) of 3 ns is caused by internal
propagation delays.
Input Clamp
A line-rate input clamping circuit is used to remove the CCD’s
optical black offset. This offset exists in the CCD’s shielded black
reference pixels. Unlike some AFE architectures, the AD9824
removes this offset in the input stage to minimize the effect of a
gain change on the system black level. Another advantage of
removing this offset at the input stage is to maximize system
headroom. Some area CCDs have large black level offset volt-
ages, which, if not corrected at the input stage, can signicantly
reduce the available headroom in the internal circuitry when
higher VGA gain settings are used.
Horizontal timing is shown in Figure 6. It is recommended
that the CLPDM pulse be used during valid CCD dark pixels.
CLPDM may be used during the optical black pixels, either
together with CLPOB or separately. The CLPDM pulse should
be a minimum of 4 pixels wide.
PxGA
The PxGA provides separate gain adjustment for the individual
color pixels. A programmable gain amplier with four separate
values, the PxGA has the capability to “multiplex” its gain value
on a pixel-to-pixel basis. This allows lower output color pixels to
be gained up to match higher output color pixels. Also, the PxGA
may be used to adjust the colors for white balance, reducing the
amount of digital processing that is needed. The four different gain
values are switched according to the color steering circuitry.
Seven different color steering modes for different types of CCD
color lter arrays are programmed in the AD9824’s Control Regis-
ter. For example, mosaic separate steering mode accommodates
the popular “Bayer” arrangement of red, green, and blue lters
(see Figure 26).
2dB TO 36dB
CLPDM
CCDIN
DIGITAL
FILTERING
CLPOB
DC RESTORE
OPTICAL BLACK
CLAMP
0.1 F
DOUT
14-BIT
ADC
VGA
8-BIT
DAC
CLAMP LEVEL
REGISTER
8
VGA GAIN
REGISTER
10
CDS
INPUT OFFSET
CLAMP
INTERNAL
VREF
2V FULL SCALE
COLOR
STEERING
4:1
MUX
3
GAIN0
GAIN1
GAIN2
GAIN3
PxGA
–2dB TO +10dB
PxGA MODE
SELECTION
2
6
VD
HD
PxGA GAIN
REGISTERS
14
Figure 25. CCD Mode Block Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9826KRSZRL | IC IMAGE SGNL PROC 16BIT 28-SSOP |
| AD9830ASTZ-REEL | IC DDS 10BIT 50MHZ CMOS 48TQFP |
| AD9832BRU-REEL | IC DDS 10BIT 25MHZ CMOS 16-TSSOP |
| AD9833BRM | IC WAVEFORM GEN PROG 10-MSOP |
| AD9834BRU | IC DDS W/COMP 2.3V 50MHZ 20TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9826 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Complete 16-Bit Imaging Signal Processor |
| AD9826_12 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Complete 16-Bit Imaging Signal Processor |
| AD9826-EB | 制造商:Analog Devices 功能描述:- Bulk |
| AD9826KRS | 制造商:Analog Devices 功能描述:AFE Video 1ADC 16-Bit 5V 28-Pin SSOP Tube 制造商:Analog Devices 功能描述:IC 16-BIT SIGNAL PROCESSOR |
| AD9826KRSRL | 制造商:Analog Devices 功能描述:AFE Video 1ADC 16-Bit 5V 28-Pin SSOP T/R |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。