tID t
參數(shù)資料
型號: AD9824KCPZRL
廠商: Analog Devices Inc
文件頁數(shù): 24/24頁
文件大?。?/td> 0K
描述: IC CCD SIGNAL PROC 14BIT 48LFCSP
標(biāo)準(zhǔn)包裝: 2,500
類型: CCD 信號處理器,14 位
輸入類型: 邏輯
輸出類型: 邏輯
接口: 3 線串口
安裝類型: 表面貼裝
封裝/外殼: 48-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 48-LFCSP-VQ(7x7)
包裝: 帶卷 (TR)
REV. 0
AD9824
–9–
CCD MODE AND AUX MODE TIMING
N
N+1
N+2
N+9
N+10
tID
tS1
tS2
tCP
tINH
tOD
tH
N–10
N–9
N–8
N–1
N
NOTES
1. RECOMMENDED PLACEMENT FOR DATACLK RISING EDGE IS BETWEEN THE SHD RISING EDGE AND NEXT SHP FALLING EDGE.
2. CCD SIGNAL IS SAMPLED AT SHP AND SHD RISING EDGES.
SHP
SHD
DATACLK
OUTPUT
DATA
CCD
SIGNAL
Figure 5. CCD Mode Timing
CCD
SIGNAL
EFFECTIVE PIXELS
CLPOB
CLPDM
OPTICAL BLACK PIXELS
HORIZONTAL
BLANKING
DUMMY PIXELS
EFFECTIVE PIXELS
PBLK
NOTES
1. CLPOB AND CLPDM WILL OVERWRITE PBLK. PBLK WILL NOT AFFECT CLAMP OPERATION IF OVERLAPPING CLPDM AND/OR CLPOB.
2. PBLK SIGNAL IS OPTIONAL.
3. DIGITAL OUTPUT DATA WILL BE ALL ZEROS DURING PBLK. OUTPUT DATA LATENCY IS 9 DATACLK CYCLES.
OUTPUT
DATA
EFFECTIVE PIXEL DATA
OB PIXEL DATA
DUMMY BLACK
EFFECTIVE DATA
Figure 6. Typical CCD Mode Line Clamp Timing
DATACLK
OUTPUT
DATA
VIDEO
SIGNAL
N
N+1
N+2
N+8
N+9
N–10
N–9
N–8
N–1
N
tID
tCP
tOD
tH
Figure 7. AUX Mode Timing
相關(guān)PDF資料
PDF描述
AD9826KRSZRL IC IMAGE SGNL PROC 16BIT 28-SSOP
AD9830ASTZ-REEL IC DDS 10BIT 50MHZ CMOS 48TQFP
AD9832BRU-REEL IC DDS 10BIT 25MHZ CMOS 16-TSSOP
AD9833BRM IC WAVEFORM GEN PROG 10-MSOP
AD9834BRU IC DDS W/COMP 2.3V 50MHZ 20TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9826 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete 16-Bit Imaging Signal Processor
AD9826_12 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete 16-Bit Imaging Signal Processor
AD9826-EB 制造商:Analog Devices 功能描述:- Bulk
AD9826KRS 制造商:Analog Devices 功能描述:AFE Video 1ADC 16-Bit 5V 28-Pin SSOP Tube 制造商:Analog Devices 功能描述:IC 16-BIT SIGNAL PROCESSOR
AD9826KRSRL 制造商:Analog Devices 功能描述:AFE Video 1ADC 16-Bit 5V 28-Pin SSOP T/R