參數(shù)資料
型號(hào): AD9824KCPZRL
廠商: Analog Devices Inc
文件頁(yè)數(shù): 8/24頁(yè)
文件大小: 0K
描述: IC CCD SIGNAL PROC 14BIT 48LFCSP
標(biāo)準(zhǔn)包裝: 2,500
類型: CCD 信號(hào)處理器,14 位
輸入類型: 邏輯
輸出類型: 邏輯
接口: 3 線串口
安裝類型: 表面貼裝
封裝/外殼: 48-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 48-LFCSP-VQ(7x7)
包裝: 帶卷 (TR)
REV. 0
AD9824
–16–
Table IV. Clamp Level Register Contents (Default Value x080)
MSB
LSB
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
Clamp Level (LSB)
X
XX
0000
0
000
0
0000
0
001
4
0000
0
010
8
11111110
1016
11111111
1020
Table V. Control Register Contents (Default Value x000)
Data Out
DATACLK
CLP/PBLK
SHP/SHD
PxGA
Color Steering Modes
D10 D9
D8 D7
D6
D5
D4
D3
2
D2 D1 D0
X0 Enable
01
0Rising Edge Trigger
0 Active Low 0 Active Low
0 Disable 0
0
0 Steering Disabled
1 Three-State
1 Falling Edge Trigger 1 Active High 1 Active High
1 Enable
0
1 Mosaic Separate
010 Interlace
011 3-Color
100 4-Color
101 VD Selected
110 Mosaic Repeat
111 User Specied
NOTES
1 Must be set to zero.
2 When D3 = 0 (PxGA disabled), the PxGA gain is xed to Code 63 (3.3dB).
Table VI. PxGA Gain Registers for Gain0, Gain1, Gain2, Gain3 (Default Value x000)
MSB
LSB
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
Gain (dB)
*
XXXXX
011111+9.5
000000+3.5
111111+3.3
100000
–2.5
*Control Register Bit D3 must be set high (PxGA Enable) to use the PxGA Gain Registers.
相關(guān)PDF資料
PDF描述
AD9826KRSZRL IC IMAGE SGNL PROC 16BIT 28-SSOP
AD9830ASTZ-REEL IC DDS 10BIT 50MHZ CMOS 48TQFP
AD9832BRU-REEL IC DDS 10BIT 25MHZ CMOS 16-TSSOP
AD9833BRM IC WAVEFORM GEN PROG 10-MSOP
AD9834BRU IC DDS W/COMP 2.3V 50MHZ 20TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9826 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete 16-Bit Imaging Signal Processor
AD9826_12 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete 16-Bit Imaging Signal Processor
AD9826-EB 制造商:Analog Devices 功能描述:- Bulk
AD9826KRS 制造商:Analog Devices 功能描述:AFE Video 1ADC 16-Bit 5V 28-Pin SSOP Tube 制造商:Analog Devices 功能描述:IC 16-BIT SIGNAL PROCESSOR
AD9826KRSRL 制造商:Analog Devices 功能描述:AFE Video 1ADC 16-Bit 5V 28-Pin SSOP T/R