- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17021 > AD9653-125EBZ (Analog Devices Inc)BOARD EVAL FOR AD9653 PDF資料下載
參數(shù)資料
| 型號： | AD9653-125EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 33/40頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD9653 |
| 標準包裝： | 1 |
| ADC 的數(shù)量： | 4 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 125M |
| 數(shù)據(jù)接口： | LVDS，串行，SPI? |
| 輸入范圍： | 2 Vpp |
| 在以下條件下的電源（標準）： | 673mW @ 125MSPS |
| 工作溫度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD9653 |
| 已供物品： | 板 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
Data Sheet
AD9653
Rev. 0 | Page 39 of 40
APPLICATIONS INFORMATION
DESIGN GUIDELINES
Before starting design and layout of the AD9653 as a system,
it is recommended that the designer become familiar with these
guidelines, which describes the special circuit connections and
layout requirements that are needed for certain pins.
POWER AND GROUND RECOMMENDATIONS
When connecting power to the AD9653, it is recommended
that two separate 1.8 V supplies be used. Use one supply for
analog (AVDD); use a separate supply for the digital outputs
(DRVDD). For both AVDD and DRVDD, several different
decoupling capacitors should be used to cover both high and
low frequencies. Place these capacitors close to the point of
entry at the PCB level and close to the pins of the part, with
minimal trace length.
A single PCB ground plane should be sufficient when using the
AD9653. With proper decoupling and smart partitioning of the
PCB analog, digital, and clock sections, optimum performance
is easily achieved.
EXPOSED PAD THERMAL HEAT SLUG
RECOMMENDATIONS
It is required that the exposed pad on the underside of the ADC
be connected to analog ground (AGND) to achieve the best
electrical and thermal performance of the AD9653. An exposed
continuous copper plane on the PCB should mate to the
AD9653 exposed pad, Pin 0. The copper plane should have
several vias to achieve the lowest possible resistive thermal path
for heat dissipation to flow through the bottom of the PCB.
These vias should be solder-filled or plugged.
To maximize the coverage and adhesion between the ADC and
PCB, partition the continuous copper plane by overlaying a
silkscreen on the PCB into several uniform sections. This provides
several tie points between the ADC and PCB during the reflow
process, whereas using one continuous plane with no partitions
only guarantees one tie point. See Figure 76 for a PCB layout
example. For detailed information on packaging and the PCB
layout of chip scale packages, see the AN-772 Application Note,
A Design and Manufacturing Guide for the Lead Frame Chip
Scale Package (LFCSP), at www.analog.com.
Figure 76. Typical PCB Layout
VCM
The VCM pin should be bypassed to ground with a 0.1 μF
capacitor.
REFERENCE DECOUPLING
The VREF pin should be externally bypassed to ground with a
low ESR, 1.0 μF capacitor in parallel with a low ESR, 0.1 μF
ceramic capacitor.
SPI PORT
The SPI port should not be active during periods when the full
dynamic performance of the converter is required. Because the
SCLK, CSB, and SDIO signals are typically asynchronous to the
ADC clock, noise from these signals can degrade converter
performance. If the on-board SPI bus is used for other devices,
it may be necessary to provide buffers between this bus and the
AD9653 to keep these signals from transitioning at the con-
verter inputs during critical sampling periods.
CROSSTALK PERFORMANCE
The AD9653 is available in a 48-lead LFCSP package with the
input pairs on either corner of the chip. See Figure 6 for the pin
configuration. To maximize the crosstalk performance on the
board, add grounded filled vias in between the adjacent
channels as shown in Figure 77.
Figure 77. Layout Technique to Maximize Crosstalk Performance
SILKSCREEN PARTITION
PIN 1 INDICATOR
10538-
074
GROUNDED
FILLED VIAS
FOR ADDED
CROSSTALK
ISOLATION
VIN
CHANNEL B
VIN
CHANNEL C
VIN
CHANNEL A
VIN
CHANNEL D
PIN 1
10538-
075
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CDB5532U | BOARD EVAL FOR CS5532U ADC |
| CDB5530U | BOARD EVAL FOR CS5530 |
| SIP4613ADVP-T1-E3 | IC LOAD SW HISIDE 1A SC75-6 |
| CDB5534U | EVAL BOARD FOR CS5534 |
| AD9648-125EBZ | EVAL BOARD AD9648-125 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9653BCPZ-125 | 制造商:Analog Devices 功能描述:16 BIT 125MSPS 1.8V QUAD ADC - Trays 制造商:Analog Devices 功能描述:IC ADC 16BIT SRL 125MSPS 48LFCSP 制造商:Analog Devices 功能描述:ADC QUAD 16BIT 125MSPS 48LFCSP 制造商:Analog Devices 功能描述:ADC, QUAD, 16BIT, 125MSPS, 48LFCSP 制造商:Analog Devices 功能描述:16 Bit 125Msps 1.8V Quad ADC 制造商:Analog Devices 功能描述:IC, ADC, 16BIT, 125MSPS, SPI, LFCSP-48, Resolution (Bits):16bit, Sampling Rate:125MSPS, Supply Voltage Type:Single, Supply Voltage Min:1.7V, Supply Voltage Max:1.9V, Supply Current:305mA, Digital IC Case Style:LFCSP, No. of Pins:48 , RoHS Compliant: Yes 制造商:Analog Devices 功能描述:CONVERTER - ADC |
| AD9653BCPZRL7-125 | 功能描述:IC ADC 16BIT 125MSPS SRL 48LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:250 系列:- 位數(shù):12 采樣率（每秒）:1.8M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應(yīng)商設(shè)備封裝:48-LQFP（7x7） 包裝:管件 輸入數(shù)目和類型:2 個單端，單極 |
| AD9655-125EBZ | 功能描述:AD9655 - 16 Bit 125M Samples per Second Analog to Digital Converter (ADC) Evaluation Board 制造商:analog devices inc. 系列:- 零件狀態(tài):有效 A/D 轉(zhuǎn)換器數(shù):2 位數(shù):16 采樣率（每秒）:125M 數(shù)據(jù)接口:LVDS - 串行，SPI 輸入范圍:2.8 Vpp 不同條件下的功率（典型值）:313mW @ 125MSPS 使用的 IC/零件:AD9655 所含物品:板 標準包裝:1 |
| AD9656BCPZ-125 | 制造商:Analog Devices 功能描述:16BIT 125MSPS 1.8V QUAD ADC W/SERIAL OUT - Trays 制造商:Analog Devices 功能描述:IC ADC 16BIT 125MSPS 56LFCSP |
| AD9656EBZ | 制造商:Analog Devices 功能描述:16BIT 125MSPS 1.8V QUAD ADC W/SERIAL OUT - Boxed Product (Development Kits) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。