參數(shù)資料
型號(hào)： AD7451BRMZ
廠(chǎng)商： Analog Devices Inc
文件頁(yè)數(shù)： 11/25頁(yè)
文件大?。?/td> 0K
描述： IC ADC 12BIT DIFF 1MSPS 8MSOP
標(biāo)準(zhǔn)包裝： 50
位數(shù)： 12
采樣率（每秒）： 1M
數(shù)據(jù)接口： DSP，MICROWIRE?，QSPI?，串行，SPI?
轉(zhuǎn)換器數(shù)目： 1
功率耗散（最大）： 9.25mW
電壓電源： 單電源
工作溫度： -40°C ~ 85°C
安裝類(lèi)型： 表面貼裝
封裝/外殼： 8-TSSOP，8-MSOP（0.118"，3.00mm 寬）
供應(yīng)商設(shè)備封裝： 8-MSOP
包裝： 管件
輸入數(shù)目和類(lèi)型： 1 個(gè)偽差分，單極
AD7441/AD7451
Rev. D | Page 18 of 24
MODES OF OPERATION
The operating mode of the AD7441/AD7451 is selected by
controlling the logic state of the CS signal during a conversion.
There are two operating modes: normal mode and power-down
mode. The point at which CS is pulled high after the conversion
is initiated determines whether the part enters power-down mode.
Similarly, if already in power-down, CS controls whether the
device returns to normal operation or remains in power-down.
These modes provide flexible power management options that
can optimize the power dissipation/throughput rate ratio for
differing application requirements.
NORMAL MODE
This mode is intended for fastest throughput rate performance.
The user does not have to worry about any power-up times with
the AD7441/AD7451 remaining fully powered up all the time.
Figure 29 shows the general diagram of the operation of the
AD7441/AD7451 in this mode. The conversion is initiated
on the falling edge of CS (see the
section). To
ensure that the part remains fully powered up,
CS must remain
low until at least 10 SCLK falling edges elapse after the falling
edge of CS.
If CS is brought high any time after the 10th SCLK falling edge,
but before the 16th SCLK falling edge, the part remains pow-
ered up, however the conversion is terminated and SDATA goes
back into three-state. Sixteen serial clock cycles are required to
complete the conversion and access the complete conversion
result. CS can idle high until the next conversion or can idle
low until sometime prior to the next conversion. Once a data
transfer is complete—that is, when SDATA has returned to
three-state—another conversion can be initiated after the
quiet time, tQUIET, elapses again bringing CS low.
110
CS
SCLK
SDATA
16
4 LEADING ZEROS + CONVERSION RESULT
0
31
53
-0
29
Figure 29. Normal Mode Operation
POWER-DOWN MODE
This mode is intended for use in applications where slower
throughput rates are required; either the ADC is powered
down between each conversion or a series of conversions can
be performed at a high throughput rate and the ADC is then
powered down for a relatively long duration between these
bursts of conversions. When the AD7441/AD7451 are in
power-down mode, all analog circuitry is powered down.
For the AD7441/AD7451 to enter power-down mode, the
conversion process must be interrupted by bringing CS high
anywhere after the second falling edge of SCLK and before
the 10th falling edge of SCLK, as shown in
.
Once CS has been brought high in this window of SCLKs, the
part enters power-down, the conversion that was initiated by
the falling edge of CS is terminated, and SDATA goes back into
three-state. The time from the rising edge of CS to SDATA
three-state enabled is never greater than t8 (see the
section). If
CS is brought high before the second
SCLK falling edge, the part remains in normal mode and does
not power down. This avoids accidental power-down due to
glitches on the CS line.
To exit power-down mode and power up the AD7441/AD7451
again, a dummy conversion is performed. On the falling edge
of CS, the device begins to power up and continues to do so
as long as CS is held low until after the falling edge of the 10th
SCLK. The device is fully powered up after 1 μs has elapsed and,
as shown in
, valid data results from the next
conversion.
1
10
SCLK
SDATA
THREE-STATE
2
CS
0
31
53
-0
30
Figure 30. Entering Power-Down Mode
相關(guān)PDF資料
PDF描述
AD7452BRT-R2 IC ADC 12BIT 555KSPS SOT23-8
AD7453BRTZ-REEL7 IC ADC 12BIT W/DIFF INP SOT23-8
AD7457BRTZ-REEL7 IC ADC 12BIT PSEUDO-DIFF SOT23-8
AD7467BRTZ-REEL IC ADC 10BIT 1.6V MCRPWR SOT23-6
AD7472ARU-REEL IC ADC 12BIT PARALLEL 24-TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7451BRMZ 制造商:Analog Devices 功能描述:12BIT SAR ADC DIFF I/P SMD 7451
AD7451BRT 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Pseudo Differential, 1MSPS, 12- & 10-Bit ADCs in 8-lead SOT-23
AD7451BRT-R2 功能描述:IC ADC 12BIT W/DIFF INP SOT-23-8 RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類(lèi)型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:-
AD7451BRT-REEL7 制造商:Analog Devices 功能描述:
AD7452 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Differential Input, 555 kSPS 12-Bit ADC in an 8-Lead SOT-23
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*