- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1891 > AD6620ASZ (Analog Devices Inc)IC DGTL RCVR DUAL 67MSPS 80-PQFP PDF資料下載
參數(shù)資料
| 型號： | AD6620ASZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 9/44頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DGTL RCVR DUAL 67MSPS 80-PQFP |
| 標(biāo)準包裝： | 1 |
| 接口： | 并行/串行 |
| 電源電壓： | 3 V ~ 3.6 V |
| 封裝/外殼： | 80-BQFP |
| 供應(yīng)商設(shè)備封裝： | 80-PQFP（14x14） |
| 包裝： | 托盤 |
| 安裝類型： | 表面貼裝 |
| 產(chǎn)品目錄頁面： | 551 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
AD6620
–17–
REV. A
tSI
tHI
CLK
IN[15:0]
EXP[2:0]
A/B
BN
BN+1
AN+1
AN+2
BN+2
CLK
2x
AN
IF CLK 2x IS USED TO CLOCK THE AD6620, THE FIRST RISING EDGE AFTER
THE A/B TRANSITION WILL LATCH THE DATA.
Figure 25. Full Rate Input Timing, Diversity Channel Real
Mode
If fractional rate input timing is necessary in the Diversity Chan-
nel Real Mode, the A/B pin must toggle at half the rate of the
A/D sample clock. The timing diagram below shows a 3
× pro-
cessing clock. In this situation there will be one ADC encode
pulse for every three AD6620 CLK pulses and data must be
taken on every third CLK pulse. The CLK edges that corre-
spond to the latching of A and B channel data are shown in
Figure 26.
AN
tSI
tHI
CLK
IN[15:0]
EXP[2:0]
A/B
BN
Figure 26. Fractional Rate Input Timing (3
× CLK), Diversity
Channel Real Mode
Single Channel Complex Mode
In the Single Channel Complex input mode, A/B high identi-
fies the in-phase samples and A/B low identifies quadrature
samples. The quadrature samples are paired with the previous
in-phase samples. The timing for this mode is the same as that
of the Diversity Channel Real Mode. This mode is useful for
accepting complex output data from another AD6620 or another
source to increase filtering and or decimation rates.
In the Single Channel Complex Mode the CIC2 decimation
must be set to two (MCIC2 = 2). This is necessary in order to
allow enough CLK cycles to process the complex input data as
described below.
First clock cycle: (A/B high).
– I data loaded from the input port.
– The I data-path gets I
× cosine.
– The Q data-path gets I
× sine.
– The first integrator of the CIC2 adds these values to its
previous sums.
– The rest of the CIC2 is idle.
Second clock cycle: (A/B low).
– Q data loaded from the input port.
– The I data-path gets Q
× sine.
– The Q data-path gets Q
× cosine.
– The first integrator of the I path of the CIC2 completes the
sum (I
× cosine - Q × sine) and the first integrator of the Q
path of the CIC2 completes the sum j(I
× sine + Q × cosine).
– The rest of the CIC2 operates on these sums, which is the
complete complex multiply. The data is then multiplexed
through the rest of the chip as if it were single channel real data.
Simplified Input Data Port Schematic
Figure 27 details a simplified schematic for the input data port.
The first thing to note is that IN[15:0], EXP[2:0] and A/B are
all synchronously latched with CLK. Note also that upon soft
reset, a seven pipeline delay (sample clock delay) exists in the
data path. This delay is synchronous with CLK, but is in fact
seven valid sample data delays. For instance, in single channel
CLK
LOGIC "1"
SOFT RESET
CLR
Q
D
ENB
Q
D
IN[15:0]
EXP[2:0]
Q
D
A/B
CLK
REGISTER
Q
D
Q
D
REGISTER
CLK
MULTIPLEXER
D
S1
S2
C
DUAL CHANNEL REAL
SINGLE CHANNEL COMPLEX
INT IN[15:0]
INT EXP[2:0]
INT DATA STROBE
CLR
DELAY 7
ENB
D
SET
Q
CLR
Q
Figure 27. Simplified Input Data Port Schematic for the AD6620
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD6623ASZ | IC TSP 4CHAN 104MSPS 128MQFP |
| AD6641BCPZRL7-500 | IC IF RCVR 11BIT 200MSPS 56LFCSP |
| AD664BJ | IC DAC 12BIT QUAD MONO 44-JLCC |
| AD667BD | IC DAC 12BIT W/BUFF LTCH 28-CDIP |
| AD669BN | IC DAC 16BIT MONO VREF 28-DIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD6620ASZ-REEL | 功能描述:IC DGTL RCVR DUAL 67MSPS 80-PQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1 |
| AD6620PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:65 MSPS Digital Receive Signal Processor |
| AD6620S | 制造商:AD 制造商全稱:Analog Devices 功能描述:65 MSPS Digital Receive Signal Processor |
| AD6620S/PCB | 制造商:Analog Devices 功能描述:DUAL CHANNEL DECIMATING RECEIV 制造商:Analog Devices 功能描述:SGNL PROCESSOR 169CSPBGA - Bulk |
| AD6622 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Four-Channel, 75 MSPS Digital Transmit Signal Processor TSP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。