M f CIC ADC The composite impulse respon" />
參數(shù)資料
型號： AD6620ASZ
廠商： Analog Devices Inc
文件頁數(shù)： 36/44頁
文件大?。?/td> 0K
描述： IC DGTL RCVR DUAL 67MSPS 80-PQFP
標準包裝： 1
接口： 并行/串行
電源電壓： 3 V ~ 3.6 V
封裝/外殼： 80-BQFP
供應商設備封裝： 80-PQFP（14x14）
包裝： 托盤
安裝類型： 表面貼裝
產(chǎn)品目錄頁面： 551 (CN2011-ZH PDF)
AD6620
–41–
REV. A
The impulse response length of the CIC2 is given by
21
2
×
(
)
M
f
CIC
ADC
The composite impulse response length of all three stages is
NM
M
f
TAPS
CIC
ADC
××
+ ×
×
×
+
52
2
43
1
The Algorithmic Latency is
NM
M
f
TAPS
CIC
ADC
××
+ ×
×
×
+
×
52
2
43
1
2
Fixed Latency is the delay due to each register between the input
and the output of the AD6620. The latency is the count of each
register multiplied by the period of the clock that drives it. The
fixed latency of the AD6620 can be approximated by the follow-
ing expression:
10
7
5
25
tt
M
N
t
CLK
SAMP
CIC
RCF
TAPS
CLK
++
+
[]
[]+×
where:
tCLK
is the high speed clock to the AD6620.
tSAMP is the data rate delivered to the AD6620.
Normally tCLK and tSAMP are the same unless a clock multiplier is
used such as with the AD6600’s 2
× clock output.
Variable Latency is due to any differences between the asyn-
chronous edge of the SYNC pulses and the data rate. This
includes use of the internal synchronization options.
Based on the information on latency, the plots shown below
provide typical latency for a variety of different applications.
They were obtained by inserting a –FS dc step into the Input Data
Port of the AD6620. These are I channel step responses for the
input transient. The latency is defined as the output period times
number of output samples until the output reached approxi-
mately 50% of the step value.
OUTPUT SAMPLES
0.20
–0.40
–1.00
121
3
FRACTION
OF
F
S
57
9
11 13
15 17
19
0.00
–0.20
–0.60
–0.80
23
25
27 29
61.44MHz
SAMPLE RATE
MCIC2 = 16
MCIC5 = 8
MRCF = 8
NTAPS = 256
AT 19 OUTPUT SAMPLES,
THE LATENCY WOULD
BE 0.32ms
EXPECTED LATENCY = 0.303ms
Figure 52. AMPS Example
OUTPUT SAMPLES
0.20
–0.40
111
2
FRACTION
OF
F
S
34
56
7
8
9
10
0.00
–0.20
–0.60
–0.80
12
13
14
15
58.9824MHz
SAMPLE RATE
MCIC2 = 2
MCIC5 = 4
MRCF = 6
NTAPS = 48
AT 8 OUTPUT SAMPLES,
THE LATENCY WOULD
BE 6.51 s
EXPECTED LATENCY = 6.31 s
Figure 53. CDMA Example
OUTPUT SAMPLES
0.20
–0.40
121
3
FRACTION
OF
F
S
57
9
11 13
15 17
19
0.00
–0.20
–0.60
–0.80
23
25
27 29
64.512MHz
SAMPLE RATE
MCIC2 = 2
MCIC5 = 14
MRCF = 3
NTAPS = 84
AT 19 OUTPUT SAMPLES,
THE LATENCY WOULD
BE 24.7 s
EXPECTED LATENCY = 24.31 s
Figure 54. PHS Example
OUTPUT SAMPLES
0.20
–0.40
111
2
FRACTION
OF
F
S
34
56
7
8
9
10
0.00
–0.20
–0.60
–0.80
12
13
14
15
–1.00
65.0MHz
SAMPLE RATE
MCIC2 = 2
MCIC5 = 6
MRCF = 20
NTAPS = 240
AT 9 OUTPUT SAMPLES,
THE LATENCY WOULD
BE 33.23 s
EXPECTED LATENCY = 31.2 s
Figure 55. WB-GSM Example
相關PDF資料
PDF描述
AD6623ASZ IC TSP 4CHAN 104MSPS 128MQFP
AD6641BCPZRL7-500 IC IF RCVR 11BIT 200MSPS 56LFCSP
AD664BJ IC DAC 12BIT QUAD MONO 44-JLCC
AD667BD IC DAC 12BIT W/BUFF LTCH 28-CDIP
AD669BN IC DAC 16BIT MONO VREF 28-DIP
相關代理商/技術參數(shù)
參數(shù)描述
AD6620ASZ-REEL 功能描述:IC DGTL RCVR DUAL 67MSPS 80-PQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標準包裝:1 系列:- 應用:2 通道 I²C 多路復用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1
AD6620PCB 制造商:AD 制造商全稱:Analog Devices 功能描述:65 MSPS Digital Receive Signal Processor
AD6620S 制造商:AD 制造商全稱:Analog Devices 功能描述:65 MSPS Digital Receive Signal Processor
AD6620S/PCB 制造商:Analog Devices 功能描述:DUAL CHANNEL DECIMATING RECEIV 制造商:Analog Devices 功能描述:SGNL PROCESSOR 169CSPBGA - Bulk
AD6622 制造商:AD 制造商全稱:Analog Devices 功能描述:Four-Channel, 75 MSPS Digital Transmit Signal Processor TSP
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*