The maximum number of taps this filter can calculate, NTAPS, is
參數(shù)資料
型號(hào)： AD6620ASZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 18/44頁(yè)
文件大?。?/td> 0K
描述： IC DGTL RCVR DUAL 67MSPS 80-PQFP
標(biāo)準(zhǔn)包裝： 1
接口： 并行/串行
電源電壓： 3 V ~ 3.6 V
封裝/外殼： 80-BQFP
供應(yīng)商設(shè)備封裝： 80-PQFP（14x14）
包裝： 托盤
安裝類型： 表面貼裝
產(chǎn)品目錄頁(yè)面： 551 (CN2011-ZH PDF)
AD6620
–25–
REV. A
The maximum number of taps this filter can calculate, NTAPS, is
given by the equation below. The value NTAPS minus 1 is writ-
ten to the AD6620 internal address space at address 30C hex.
The decimation ratio of this filter, MRCF, may be programmed
from 1 to 32. The input rate into the RCF is fSAMP5. NCH is equal
to two for Diversity Channel Real Input mode; otherwise NCH = 1.
N
fM
f
N
TAPS
CLK
RCF
SAMP
CH
≤
×
min
,
5
256
The RCF coefficients are located in addresses 0x000 to 0x0FF
and are interpreted as 20-bit twos complement numbers. When
writing the coefficient RAM, the lower addresses will be multi-
plied by relatively older data from the CIC5 and the higher
coefficient addresses will be multiplied by relatively newer data
from the CIC5. The coefficients need not be symmetric and the
coefficient length, NTAPS, may be even or odd. If the coefficients
are symmetric, then both sides of the impulse response must be
written into the coefficient RAM.
The RCF stores the data from the CIC5 into a 256
× 36 RAM.
256
× 18 is assigned to I data and 256 × 18 is assigned to Q data.
The RCF uses the RAM as a circular buffer, so that it is difficult
to know in which address a particular data element is stored. To
avoid start-up transients due to undefined data RAM values, the
data RAM should be cleared upon initialization. The RCF
utilizes the number of data RAM locations equal to NTAPS
× N
CH,
rounded up to the nearest even number, starting from address
0x100, so these are the only values that need be cleared.
When the RCF is triggered to calculate a filter output, it starts
by multiplying the oldest value in the data RAM by the first
coefficient (located by the RCFOFF register in address 0x30B).
This value is accumulated with the products of newer data words
multiplied by the subsequent locations in the coefficient RAM
until the coefficient address RCFOFF + NTAPS–1 is reached.
Table V. Three-Tap Filter
Coefficient Address
Impulse Response
Data
0
h(0)
n(0) Newest
1
h(1)
n(1)
2 (NTAPS – 1)
h(2)
n(2) Oldest
The output rate of this filter is determined by the output rate of
the CIC5 stage and MRCF.
f
M
SAMPR
SAMP
RCF
=
5
RCF Coefficient Address Offset
This register at address 30b hex allows the AD6620 to hold
multiple filters in the RAM. However, the sum of the taps
required may not exceed 256 divided by the number of chan-
nels. The RCF will compute the filter from RCF_OFFSET to
(RCF_OFFSET + NTAPS). A single access can then be used to
select which of the filters is used without requiring coefficients
be rewritten.
The set of plots below (Figure 39) represents a decimation of 32
in the CIC5 filter. It can be seen that the lobes of the filter drop
as the decimation rate increases, but the aliased frequencies
increase due to the reduction of the output rate.
–120
–100
–80
–60
–40
–20
0
dBFS
f/fSAMP
–0.3
–0.2
–0.1
0.1
0.2
0.3
0
–0.5
–120
–100
–80
–60
–40
–20
0
dBFS
f/fSAMP5
–0.4 –0.3
–0.2
–0.1
0.1
0.2
0.3
0.4
0.5
0
Figure 39. CIC5 Alias Rejection, MCIC5 = 32
RAM COEFFICIENT FILTER
The final signal processing stage is a sum-of-products decimat-
ing filter with programmable coefficients. Figure 40 shows a
simplified block diagram. The data memories I-RAM and Q-RAM
store the 256 most recent complex samples from the previous filter
stage with 18-bit resolution. The coefficient memory, C-RAM,
stores up to 256 coefficients with 20-bit resolution. On each
CLK cycle one tap for I and one tap for Q is calculated using
the same coefficients. The I and Q accumulators provide 3 bits
of headroom. This headroom allows the output of the RCF filter
to contain 23 significant bits.
IIN
QIN
IOUT
QOUT
256 18b
I-RAM
256 20b
C-RAM
256 18b
Q-RAM
Figure 40. RAM Coefficient Filter Block Diagram
相關(guān)PDF資料
PDF描述
AD6623ASZ IC TSP 4CHAN 104MSPS 128MQFP
AD6641BCPZRL7-500 IC IF RCVR 11BIT 200MSPS 56LFCSP
AD664BJ IC DAC 12BIT QUAD MONO 44-JLCC
AD667BD IC DAC 12BIT W/BUFF LTCH 28-CDIP
AD669BN IC DAC 16BIT MONO VREF 28-DIP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD6620ASZ-REEL 功能描述:IC DGTL RCVR DUAL 67MSPS 80-PQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁(yè)面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1
AD6620PCB 制造商:AD 制造商全稱:Analog Devices 功能描述:65 MSPS Digital Receive Signal Processor
AD6620S 制造商:AD 制造商全稱:Analog Devices 功能描述:65 MSPS Digital Receive Signal Processor
AD6620S/PCB 制造商:Analog Devices 功能描述:DUAL CHANNEL DECIMATING RECEIV 制造商:Analog Devices 功能描述:SGNL PROCESSOR 169CSPBGA - Bulk
AD6622 制造商:AD 制造商全稱:Analog Devices 功能描述:Four-Channel, 75 MSPS Digital Transmit Signal Processor TSP
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*