參數(shù)資料
型號(hào): AD6620ASZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 27/44頁(yè)
文件大?。?/td> 0K
描述: IC DGTL RCVR DUAL 67MSPS 80-PQFP
標(biāo)準(zhǔn)包裝: 1
接口: 并行/串行
電源電壓: 3 V ~ 3.6 V
封裝/外殼: 80-BQFP
供應(yīng)商設(shè)備封裝: 80-PQFP(14x14)
包裝: 托盤
安裝類型: 表面貼裝
產(chǎn)品目錄頁(yè)面: 551 (CN2011-ZH PDF)
AD6620
–33–
REV. A
Mode = 0
If MODE is low during the access, the interface is in Mode 0.
In Mode 0 the
CS, RD and the WR lines control the access
type. While an access is being performed, or if the serial port
DATA VALID
tHC
tSC
tHC
tSC
tHM
ADDRESS VALID
N
N+1
N+2
N+3
N*
CLK1
WR2
RD2
CS3
D[7:0]
RDY
A[2:0]
NOTES:
1 RDY IS DRIVEN LOW ASYNCHRONOUSLY BY WR AND CS GOING LOW AND RETURNS HIGH ON THE
2 THESE SIGNALS (R/W AND DS) MAY REMAIN IN LOW STATE TO CONTINUE WRITING DATA.
3 CS MUST RETURN TO HIGH STATE AND BE SAMPLED BY CLK (N+3 SHOWN) TO COMPLETE WRITE.
*THE NEXT WRITE MAY BE INITIATED ON CLK, N.
tHA
tRDYH
tRDYL
tSAM
RISING EDGE OF CLK "N+2".
Figure 44. Mode 0 Write (MODE = GND)
is accessing the chip, the RDY line goes low at the start of
the access. When the internal cycle is complete the RDY line
is released.
tDD
DATA VALID
tHC
tSC
tHC
tZD
tHA
tRDY
ADDRESS VALID
tSAM
tZR
N
N+1
N+2
N+3
N+4
N
CLK1
WR2
RD2
CS3
D[7:0]
RDY1
A[2:0]
NOTES:
1 RDY IS DRIVEN LOW ASYNCHRONOUSLY BY RD AND CS GOING LOW AND RETURNS HIGH ON THE RISING EDGE
OF CLK "N+3" FOR INTERNAL ACCESS (A[2:0] = 000), CLK "N+2" OTHERWISE.
2 THE SIGNAL, WR, MAY REMAIN HIGH AND RD MAY REMAIN LOW TO CONTINUE READ MODE.
3 CS MUST RETURN TO HIGH STATE AND BE SAMPLED BY CLK (N+4 SHOWN) TO COMPLETE READ.
Figure 43. Mode 0 Read (MODE = GND)
相關(guān)PDF資料
PDF描述
AD6623ASZ IC TSP 4CHAN 104MSPS 128MQFP
AD6641BCPZRL7-500 IC IF RCVR 11BIT 200MSPS 56LFCSP
AD664BJ IC DAC 12BIT QUAD MONO 44-JLCC
AD667BD IC DAC 12BIT W/BUFF LTCH 28-CDIP
AD669BN IC DAC 16BIT MONO VREF 28-DIP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD6620ASZ-REEL 功能描述:IC DGTL RCVR DUAL 67MSPS 80-PQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C,SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁(yè)面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1
AD6620PCB 制造商:AD 制造商全稱:Analog Devices 功能描述:65 MSPS Digital Receive Signal Processor
AD6620S 制造商:AD 制造商全稱:Analog Devices 功能描述:65 MSPS Digital Receive Signal Processor
AD6620S/PCB 制造商:Analog Devices 功能描述:DUAL CHANNEL DECIMATING RECEIV 制造商:Analog Devices 功能描述:SGNL PROCESSOR 169CSPBGA - Bulk
AD6622 制造商:AD 制造商全稱:Analog Devices 功能描述:Four-Channel, 75 MSPS Digital Transmit Signal Processor TSP