CURRENT OUTPUT MODE WITH INTERNAL RSET
參數(shù)資料
型號: AD5757ACPZ
廠商: Analog Devices Inc
文件頁數(shù): 35/44頁
文件大小: 0K
描述: IC DAC 16BIT QUAD 64-LFCSP
特色產(chǎn)品: AD5755 / AD5755-1 / AD5757 DACs
標(biāo)準(zhǔn)包裝: 1
設(shè)置時間: 15µs
位數(shù): 16
數(shù)據(jù)接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
轉(zhuǎn)換器數(shù)目: 4
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 105°C
安裝類型: 表面貼裝
封裝/外殼: 64-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 64-LFCSP-VQ(9x9)
包裝: 管件
輸出數(shù)目和類型: *
采樣率(每秒): *
AD5757
Data Sheet
Rev. D | Page 40 of 44
APPLICATIONS INFORMATION
CURRENT OUTPUT MODE WITH INTERNAL RSET
When using the internal RSET resistor in current output mode,
the output is significantly affected by how many other channels
using the internal RSET are enabled and by the dc crosstalk from
these channels. The internal RSET specifications in Table 1 are
for all channels enabled with the internal RSET selected and
outputting the same code.
For every channel enabled with the internal RSET, the offset error
decreases. For example, with one current output enabled using
the internal RSET, the offset error is 0.075% FSR. This value
decreases proportionally as more current channels are enabled;
the offset error is 0.056% FSR on each of two channels, 0.029%
on each of three channels, and 0.01% on each of four channels.
Similarly, the dc crosstalk when using the internal RSET is propor-
tional to the number of current output channels enabled with
the internal RSET. For example, with the measured channel at
0x8000 and one channel going from zero to full scale, the dc
crosstalk is 0.011% FSR. With two channels going from zero to
full scale, it is 0.019% FSR, and with all three other channels
going from zero to full scale, it is 0.025% FSR.
For the full-scale error measurement in Table 1, all channels are
at 0xFFFF. This means that, as any channel goes to zero scale,
the full-scale error increases due to the dc crosstalk. For example,
with the measured channel at 0xFFFF and three channels at
zero scale, the full-scale error is 0.025%. Similarly, if only one
channel is enabled in current output mode with the internal
RSET, the full-scale error is 0.025% FSR + 0.075% FSR = 0.1% FSR.
PRECISION VOLTAGE REFERENCE SELECTION
To achieve the optimum performance from the AD5757 over its
full operating temperature range, a precision voltage reference
must be used. Thought should be given to the selection of a
precision voltage reference. The voltage applied to the reference
inputs is used to provide a buffered reference for the DAC cores.
Therefore, any error in the voltage reference is reflected in the
outputs of the device.
There are four possible sources of error to consider when choosing
a voltage reference for high accuracy applications: initial
accuracy, temperature coefficient of the output voltage, long-
term drift, and output voltage noise.
Initial accuracy error on the output voltage of an external refer-
ence can lead to a full-scale error in the DAC. Therefore, to
minimize these errors, a reference with low initial accuracy
error specification is preferred. Choosing a reference with an
output trim adjustment, such as the ADR425, allows a system
designer to trim system errors out by setting the reference
voltage to a voltage other than the nominal. The trim adjust-
ment can be used at any temperature to trim out any error.
Long-term drift is a measure of how much the reference output
voltage drifts over time. A reference with a tight long-term drift
specification ensures that the overall solution remains relatively
stable over its entire lifetime.
The temperature coefficient of a reference’s output voltage affects
INL, DNL, and TUE. A reference with a tight temperature
coefficient specification should be chosen to reduce the depend-
ence of the DAC output voltage to ambient temperature.
In high accuracy applications, which have a relatively low noise
budget, reference output voltage noise must be considered.
Choosing a reference with as low an output noise voltage as practi-
cal for the system resolution required is important. Precision
voltage references such as the ADR435 (XFET design) produce
low output noise in the 0.1 Hz to 10 Hz region. However, as the
circuit bandwidth increases, filtering the output of the reference
may be required to minimize the output noise.
DRIVING INDUCTIVE LOADS
When driving inductive or poorly defined loads, a capacitor
may be required between IOUT_x and AGND to ensure stability. A
0.01 F capacitor between IOUT_x and AGND ensures stability of
a load of 50 mH. The capacitive component of the load may
cause slower settling, although this may be masked by the set-
tling time of the AD5757. There is no maximum capacitance
limit for the current output of the AD5757.
Table 34. Recommended Precision References
Part No.
Initial Accuracy
(mV Maximum)
Long-Term Drift
(ppm Typical)
Temperature Drift (ppm/°C Maximum)
0.1 Hz to 10 Hz Noise
(V p-p Typical)
±2
50
3
2.25
±3
50
3
10
±2
40
3
8
±5
50
9
8
±2.5
15
10
4
相關(guān)PDF資料
PDF描述
MS3122E16-23S CONN RCPT 23POS BOX MNT W/SCKT
MS27497T18A32PLC CONN HSG RCPT 32POS WALL MT PINS
AD7225KNZ IC DAC 8BIT QUAD W/AMP 24DIP
VE-2WL-MY-F4 CONVERTER MOD DC/DC 28V 50W
AD7537KRZ IC DAC 12BIT DUAL MULT 24SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5757ACPZ-REEL7 功能描述:IC DAC 16BIT QUAD IOUT 64LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散(最大):100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC(J 形引線) 供應(yīng)商設(shè)備封裝:28-PLCC(11.51x11.51) 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):143k
AD5757X 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad Channel, 16-Bit, Serial Input, 4-20mA Output DAC, Dynamic Power Control, HART Connectivity
AD575JD 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter, 10-Bit
AD575JN 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter, 10-Bit
AD575KD 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter, 10-Bit