- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8889 > AD5757ACPZ (Analog Devices Inc)IC DAC 16BIT QUAD 64-LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD5757ACPZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 26/44頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 16BIT QUAD 64-LFCSP |
| 特色產(chǎn)品： | AD5755 / AD5755-1 / AD5757 DACs |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 設(shè)置時間： | 15µs |
| 位數(shù)： | 16 |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 4 |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 64-LFCSP-VQ（9x9） |
| 包裝： | 管件 |
| 輸出數(shù)目和類型： | * |
| 采樣率（每秒）： | * |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
AD5757
Data Sheet
Rev. D | Page 32 of 44
Slew Rate Control Register
This register is used to program the slew rate control for the
selected DAC channel. The slew rate control is enabled/
disabled and programmed on a per channel basis. See Table 25
and the Digital Slew Rate Control section for more information.
READBACK OPERATION
Readback mode is invoked by setting the R/W bit = 1 in the
serial input register write. See Table 26 for the bits associated
with a readback operation. The DUT_AD1 and DUT_AD0 bits,
in association with Bits RD[4:0], select the register to be read.
The remaining data bits in the write sequence are don’t cares.
During the next SPI transfer (see Figure 4), the data appearing
on the SDO output contains the data from the previously
addressed register. This second SPI transfer should either be a
request to read yet another register on a third data transfer or a
no operation command. The no operation command for
DUT_AD[1:0] = 00 is 0x1CE000; for other DUT addresses,
Bit D22 and Bit D21 are set accordingly.
Readback Example
To read back the gain register of Device 1, Channel A on the
AD5757, implement the following sequence:
1. Write 0xA80000 to the AD5757 input register. This
configures the AD5757 Device Address 1 for read mode
with the gain register of Channel A selected. All the data
bits, D15 to D0, are don’t cares.
2. Follow with another read command or a no operation
command (0x3CE000). During this command, the data
from the Channel A gain register is clocked out on the
SDO line.
Table 25. Programming the Slew Rate Control Register
D15
D14
D13
D12
D11 to D7
D6 to D3
D2 to D0
0
SREN
SR_CLOCK
SR_STEP
1 X = don’t care.
Table 26. Input Shift Register Contents for a Read Operation
D23
D22
D21
D20
D19
D18
D17
D16
D15 to D0
R/W
DUT_AD1
DUT_AD0
RD4
RD3
RD2
RD1
RD0
1 X = don’t care.
Table 27. Read Address Decoding
RD4
RD3
RD2
RD1
RD0
Function
0
Read DAC A data register
0
1
Read DAC B data register
0
1
0
Read DAC C data register
0
1
Read DAC D data register
0
1
0
Read DAC A control register
0
1
0
1
Read DAC B control register
0
1
0
Read DAC C control register
0
1
Read DAC D control register
0
1
0
Read DAC A gain register
0
1
0
1
Read DAC B gain register
0
1
0
1
0
Read DAC C gain register
0
1
0
1
Read DAC D gain register
0
1
0
Read DACA offset register
0
1
0
1
Read DAC B offset register
0
1
0
Read DAC C offset register
0
1
Read DAC D offset register
1
0
Clear DAC A code register
1
0
1
Clear DAC B code register
1
0
1
0
Clear DAC C code register
1
0
1
Clear DAC D code register
1
0
1
0
DAC A slew rate control register
1
0
1
0
1
DAC B slew rate control register
1
0
1
0
DAC C slew rate control register
1
0
1
DAC D slew rate control register
1
0
Read status register
1
0
1
Read main control register
1
0
1
0
Read dc-to-dc control register
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS3122E16-23S | CONN RCPT 23POS BOX MNT W/SCKT |
| MS27497T18A32PLC | CONN HSG RCPT 32POS WALL MT PINS |
| AD7225KNZ | IC DAC 8BIT QUAD W/AMP 24DIP |
| VE-2WL-MY-F4 | CONVERTER MOD DC/DC 28V 50W |
| AD7537KRZ | IC DAC 12BIT DUAL MULT 24SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5757ACPZ-REEL7 | 功能描述:IC DAC 16BIT QUAD IOUT 64LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD5757X | 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad Channel, 16-Bit, Serial Input, 4-20mA Output DAC, Dynamic Power Control, HART Connectivity |
| AD575JD | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter， 10-Bit |
| AD575JN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter， 10-Bit |
| AD575KD | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter， 10-Bit |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。