參數(shù)資料
型號： AD5757ACPZ
廠商： Analog Devices Inc
文件頁數(shù)： 20/44頁
文件大?。?/td> 0K
描述： IC DAC 16BIT QUAD 64-LFCSP
特色產(chǎn)品： AD5755 / AD5755-1 / AD5757 DACs
標準包裝： 1
設(shè)置時間： 15µs
位數(shù)： 16
數(shù)據(jù)接口： DSP，MICROWIRE?，QSPI?，串行，SPI?
轉(zhuǎn)換器數(shù)目： 4
電壓電源： 模擬和數(shù)字
工作溫度： -40°C ~ 105°C
安裝類型： 表面貼裝
封裝/外殼： 64-VFQFN 裸露焊盤，CSP
供應(yīng)商設(shè)備封裝： 64-LFCSP-VQ（9x9）
包裝： 管件
輸出數(shù)目和類型： *
采樣率（每秒）： *
Data Sheet
AD5757
Rev. D | Page 27 of 44
DATA REGISTERS
The input register is 24 bits wide. When PEC is enabled, the
input register is 32 bits wide, with the last eight bits correspond-
ing to the PEC code (see the Packet Error Checking section for
more information on PEC). When writing to a data register, the
format in Table 7 must be used.
DAC Data Register
When writing to the AD5757 DAC data registers, D15 to D0 are
used for the DAC data bits. Table 9 shows the register format
and Table 8 describes the function of Bit D23 to Bit D16.
Table 7. Writing to a Data Register
MSB
LSB
D23
D22
D21
D20
D19
D18
D17
D16
D15 to D0
R/W
DUT_AD1
DUT_AD0
DREG2
DREG1
DREG0
DAC_AD1
DAC_AD0
Data
Table 8. Input Register Decode
Bit
Description
R/W
Indicates a read from or a write to the addressed register.
DUT_AD1, DUT_AD0
Used in association with the external pins, AD1 and AD0, to determine which AD5757 device is being addressed
by the system controller. It is not recommended to tie both AD1 and AD0 low when using PEC, see the Packet
DUT_AD1
DUT_AD0
Function
0
Addresses part with Pin AD1 = 0, Pin AD0 = 0
0
1
Addresses part with Pin AD1 = 0, Pin AD0 = 1
1
0
Addresses part with Pin AD1 = 1, Pin AD0 = 0
1
Addresses part with Pin AD1 = 1, Pin AD0 = 1
DREG2, DREG1, DREG0
Selects whether a data register or a control register is written to. If a control register is selected, a further decode
of CREG bits (see Table 16) is required to select the particular control register, as follows.
DREG2
DREG1
DREG0
Function
0
Write to DAC data register (individual channel write)
0
1
0
Write to gain register
0
1
Write to gain register (all DACs)
1
0
Write to offset register
1
0
1
Write to offset register (all DACs)
1
0
Write to clear code register
1
Write to a control register
DAC_AD1, DAC_AD0
These bits are used to decode the DAC channel.
DAC_AD1
DAC_AD0
DAC Channel/Register Address
0
DAC A
0
1
DAC B
1
0
DAC C
1
DAC D
X
These are don’t cares if they are not relevant to the operation being performed.
Table 9. Programming the DAC Data Registers
MSB
LSB
D23
D22
D21
D20
D19
D18
D17
D16
D15 to D0
R/W
DUT_AD1
DUT_AD0
DREG2
DREG1
DREG0
DAC_AD1
DAC_AD0
DAC data
相關(guān)PDF資料
PDF描述
MS3122E16-23S CONN RCPT 23POS BOX MNT W/SCKT
MS27497T18A32PLC CONN HSG RCPT 32POS WALL MT PINS
AD7225KNZ IC DAC 8BIT QUAD W/AMP 24DIP
VE-2WL-MY-F4 CONVERTER MOD DC/DC 28V 50W
AD7537KRZ IC DAC 12BIT DUAL MULT 24SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5757ACPZ-REEL7 功能描述:IC DAC 16BIT QUAD IOUT 64LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設(shè)置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k
AD5757X 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad Channel, 16-Bit, Serial Input, 4-20mA Output DAC, Dynamic Power Control, HART Connectivity
AD575JD 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter， 10-Bit
AD575JN 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter， 10-Bit
AD575KD 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter， 10-Bit
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*