參數(shù)資料
型號: AD5757ACPZ-REEL7
廠商: ANALOG DEVICES INC
元件分類: DAC
英文描述: SERIAL INPUT LOADING, 15 us SETTLING TIME, 16-BIT DAC, QCC64
封裝: 9 X 9 MM, ROHS COMPLIANT, MO-220VMMD-4, LFCSP-64
文件頁數(shù): 25/44頁
文件大?。?/td> 1122K
代理商: AD5757ACPZ-REEL7
AD5757
Rev. A | Page 31 of 44
Slew Rate Control Register
This register is used to program the slew rate control for the
selected DAC channel. The slew rate control is enabled/
disabled and programmed on a per channel basis. See Table 25
and the Digital Slew Rate Control section for more information.
READBACK OPERATION
Readback mode is invoked by setting the R/W bit = 1 in the
serial input register write. See
for the bits associated
with a readback operation. The DUT_AD1 and DUT_AD0 bits,
in association with Bits RD[4:0], select the register to be read.
The remaining data bits in the write sequence are don’t cares.
During the next SPI transfer (see
), the data appearing
on the SDO output contains the data from the previously
addressed register. This second SPI transfer should either be a
request to read yet another register on a third data transfer or
0x1CE000, which is the no operation command.
Readback Example
To read back the gain register of Device 1, Channel A on the
AD5757, implement the following sequence:
1.
Write 0xA80000 to the AD5757 input register. This
configures the AD5757 Device Address 1 for read mode
with the gain register of Channel A selected. All the data
bits, D15 to D0, are don’t cares.
2.
Follow with another read command or a no operation
command (0x1CE000). During this command, the data
from the Channel A gain register is clocked out on the
SDO line.
Table 25. Programming the Slew Rate Control Register
D15
D14
D13
D12
D11 to D7
D6 to D3
D2 to D0
0
SE
SR_CLOCK
SR_STEP
1 X = don’t care.
Table 26. Input Shift Register Contents for a Read Operation
D23
D22
D21
D20
D19
D18
D17
D16
D15 to D0
R/W
DUT_AD1
DUT_AD0
RD4
RD3
RD2
RD1
RD0
1 X = don’t care.
Table 27. Read Address Decoding
RD4
RD3
RD2
RD1
RD0
Function
0
Read DAC A data register
0
1
Read DAC B data register
0
1
0
Read DAC C data register
0
1
Read DAC D data register
0
1
0
Read DAC A control register
0
1
0
1
Read DAC B control register
0
1
0
Read DAC C control register
0
1
Read DAC D control register
0
1
0
Read DAC A gain register
0
1
0
1
Read DAC B gain register
0
1
0
1
0
Read DAC C gain register
0
1
0
1
Read DAC D gain register
0
1
0
Read DACA offset register
0
1
0
1
Read DAC B offset register
0
1
0
Read DAC C offset register
0
1
Read DAC D offset register
1
0
Clear DAC A code register
1
0
1
Clear DAC B code register
1
0
1
0
Clear DAC C code register
1
0
1
Clear DAC D code register
1
0
1
0
DAC A slew rate control register
1
0
1
0
1
DAC B slew rate control register
1
0
1
0
DAC C slew rate control register
1
0
1
DAC D slew rate control register
1
0
Read status register
1
0
1
Read main control register
1
0
1
0
Read dc-to-dc control register
相關(guān)PDF資料
PDF描述
AD5757ACPZ SERIAL INPUT LOADING, 15 us SETTLING TIME, 16-BIT DAC, QCC64
AD590-02 ANALOG TEMP SENSOR-CURRENT, 298.2uA, RECTANGULAR, THROUGH HOLE MOUNT
AD632TH/883 ANALOG MULTIPLIER OR DIVIDER, MBCY10
AD670JNZ 2-CH 8-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PDIP20
AD706JRZ Dual Picoampere Input Current Bipolar Op Amp
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5757X 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad Channel, 16-Bit, Serial Input, 4-20mA Output DAC, Dynamic Power Control, HART Connectivity
AD575JD 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter, 10-Bit
AD575JN 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter, 10-Bit
AD575KD 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter, 10-Bit
AD575KN 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter, 10-Bit