
ACS8947T JAM PLL
ADVANCED COMMS & SENSING
FINAL
DATASHEET
Revision 1.00/September 2007 Semtech Corp.
Page 11
www.semtech.com
Phase and Frequency Detector
The internal phase and frequency detector is designed to
operate across the full input frequency range of 580 kHz
to 180 MHz and includes the ALARMC_CO3 activity alarm.
Charge Pumps and External Low-Pass Filter
A differential charge pump is used to drive the external
loop filter via pins VCN and VCP. For linear operation of
the PLL, the differential voltage range is limited to ±1.2 V
centered around a typical common mode voltage of
1.25 V.
To maintain sensible external component values, the
magnitude of the charge pump current (IC) is dependent
on the OSC/8 divider ratio as defined in
Table 6.
The closed loop PLL bandwidth is set by two identical sets
of passive RC components that connect to the differential
charge pump outputs pins VCN and VCP.
Figure 5 shows
the recommended configuration of the second order loop
differential filter.
Figure 5 Configuration of Second Order Loop Filter
the loop filter component values for a given closed loop
bandwidth and phase margin. Automatic calculation is
available in the the ACS8947T evaluation software GUI.
Voltage Controlled Oscillator
The internal VCO operates across a frequency range of
2.35 GHz to 2.9 GHz. The VCO frequency is divided down
to the selected output rate, giving a precise 50/50
balanced mark/space ratio for the output.
Output Multiplexer and Divider
A 5-bit tapped, differential CML divider tree is used in
conjunction with the odd divider to generate the required
output frequencies. The divider ratios are set according to
the frequency list defined by the external configuration
wiring and cannot be modified once the device is locked.
The device automatically allocates the frequency list to
outputs as part of the PLL configuration sequence.
Outputs
Four programmable LVPECL/CML differential outputs are
provided via signal pairs OUT[4:1]N/P (pins 11/12, 8/9,
5/6 and 2/3). Interfacing to LVDS is also possible using
output is programable between 1.23 MHz and 625 MHz
and, during device reset, is set by the frequency map
defined by the configuration sequence. Although the
theoretical maximum output frequency of the PLL is
725 MHz, the output ports are only guaranteed to meet
VOH/VOL to a maximum of 625 MHz.
Each differential output has a dedicated power supply pin
that should be connected to VDD if the output is required
to be active. If an output port is not required, connect the
dedicated power pin to ground to disable the differential
output.
Table 6 Relationship of IC and OSC/8 Divider Ratio
IC (
μA)
OSC/8 Divide By
10
1 -> 2
40
3 -> 8
160
9 -> 24
210
25 -> 512