參數(shù)資料
型號(hào)： 952801CFLFT
廠商： INTEGRATED DEVICE TECHNOLOGY INC
元件分類： 時(shí)鐘產(chǎn)生/分配
英文描述： 293.34 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
封裝： MO-118, GREEN, SSOP-48
文件頁(yè)數(shù)： 18/24頁(yè)
文件大?。?/td> 219K
代理商： 952801CFLFT
3
Integrated
Circuit
Systems, Inc.
ICS952801
Advance Information
0719—01/22/03
Pin Description
PIN
#
NAME
TYPE
1
VDDREF
PWR Ref, XTAL power supply, nominal 3.3V
2
**FS0/REF0
I/O
Frequency select latch input pin / 14.318 MHz reference clock.
3
**FS1/REF1
I/O
Frequency select latch input pin / 14.318 MHz reference clock.
4
**FS2/REF2
I/O
Frequency select latch input pin / 14.318 MHz reference clock.
5
GNDREF
PWR Ground pin for the REF outputs.
6
X1
IN
Crystal input,nominally 14.318MHz.
7
X2
OUT Crystal output, Nominally 14.318MHz
8
GNDZ
PWR Ground pin for the ZCLK outputs
9
ZCLK0
OUT 3.3V Hyperzip clock output.
10
ZCLK1
OUT 3.3V Hyperzip clock output.
11
VDDZ
PWR Power supply for ZCLK clocks, nominal 3.3V
12
*PCI_STOP#
I/O
PCI clock output, this output is activated by the Mode selection pin / Stops all PCICLKs
besides the PCICLK_F clocks at logic 0 level, when input low.
13
**FS3/PCICLK_F0
I/O
Frequency select latch input pin / 3.3V PCI free running clock output.
14
**FS4/PCICLK_F1
I/O
Frequency select latch input pin / 3.3V PCI free running clock output.
15
VDDPCI
PWR Power supply for PCI clocks, nominal 3.3V
16
GNDPCI
PWR Ground pin for the PCI outputs
17
PCICLK0
OUT PCI clock output.
18
PCICLK1
OUT PCI clock output.
19
PCICLK2
OUT PCI clock output.
20
PCICLK3
OUT PCI clock output.
21
PCICLK4
OUT PCI clock output.
22
PCICLK5
OUT PCI clock output.
23
GNDPCI
PWR Ground pin for the PCI outputs
24
VDDPCI
PWR Power supply for PCI clocks, nominal 3.3V
25
PCICLK6
OUT PCI clock output.
26
PCICLK7
OUT PCI clock output.
27
SDATA
I/O
Data pin for I2C circuitry 5V tolerant
28
GND48
PWR Ground pin for the 48MHz outputs
29
24_48MHz/SEL24_48MHz*
I/O
24/48MHz clock output / Latched select input for 24/48MHz output. 0=24mHz, 1 =
48MHz.
30
48MHz
OUT 48MHz clock output.
31
AVDD48
PWR Power for 24/48MHz outputs and fixed PLL core, nominal 3.3V
32
SCLK
IN
Clock pin of I2C circuitry 5V tolerant
33
VDDAGP
PWR Power supply for AGP clocks, nominal 3.3V
34
AGPCLK1
OUT AGP clock output
35
AGPCLK0
OUT AGP clock output
36
GNDAGP
PWR Ground pin for the AGP outputs
37
PD#*
IN
Asynchronous active low input pin used to power down the device into a low power
state. The internal clocks are disabled and the VCO and the crystal are stopped. The
latency of the power down will not be greater than 1.8ms.
38
AVDD
PWR 3.3V Analog Power pin for Core PLL
39
AGND
PWR Analog Ground pin for Core PLL
40
GNDCPU
PWR Ground pin for the CPU outputs
41
CPUCLK8C0
OUT "Complementary" clocks of differential 3.3V push-pull K8 pair.
42
CPUCLK8T0
OUT "True" clocks of differential 3.3V push-pull K8 pair.
43
VDDCPU
PWR Supply for CPU clocks, 3.3V nominal
44
VDDCPU
PWR Supply for CPU clocks, 3.3V nominal
45
CPUCLK8C1
OUT "Complementary" clocks of differential 3.3V push-pull K8 pair.
46
CPUCLK8T1
OUT "True" clocks of differential 3.3V push-pull K8 pair.
47
GNDCPU
PWR Ground pin for the CPU outputs
48
CPU_STOP#*
IN
Stops all CPUCLK besides the free running clocks
* Internal Pull-Up Resistor
** Internal Pull-Down Resistor
DESCRIPTION
相關(guān)PDF資料
PDF描述
952807 MODULAR TERMINAL BLOCK
9528090000 10 A, MODULAR TERMINAL BLOCK, 1 DECK
952830 MODULAR TERMINAL BLOCK
49830 MODULAR TERMINAL BLOCK
49810 MODULAR TERMINAL BLOCK
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
95280-302LF 制造商:FCI 功能描述:
95280-303LF 制造商:FCI 功能描述:
95280-304LF 制造商:FCI 功能描述:
9-528040-0 功能描述:DIE SET FOR HVC 70/2 X 6MM2 制造商:te connectivity amp connectors 系列:* 零件狀態(tài):有效 標(biāo)準(zhǔn)包裝:1
9-528040-4 功能描述:DIE SET HV 90 AK SHIELD CRIMP 35 制造商:te connectivity amp connectors 系列:* 零件狀態(tài):有效 標(biāo)準(zhǔn)包裝:1
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*