- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄25515 > 951462YGLFT (INTEGRATED DEVICE TECHNOLOGY INC) PROC SPECIFIC CLOCK GENERATOR, PDSO64 PDF資料下載
參數(shù)資料
| 型號： | 951462YGLFT |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘產(chǎn)生/分配 |
| 英文描述： | PROC SPECIFIC CLOCK GENERATOR, PDSO64 |
| 封裝： | 6.10 MM, 0.50 MM PITCH, ROHS COMPLIANT, MO-153, TSSOP-64 |
| 文件頁數(shù)： | 9/23頁 |
| 文件大?。?/td> | 241K |
| 代理商： | 951462YGLFT |
17
Integrated
Circuit
Systems, Inc.
ICS951462
1094J—03/16/09
Electrical Characteristics - HTTCLK Clock
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Notes
Long Accuracy
ppm
see Tperiod min-max values
-300
300
ppm
1,2
33.33MHz output nominal
29.9910
30.0090
ns
2
33.33MHz output spread
29.9910
30.1598
ns
2
66.67MHz output nominal
14.9955
15.0045
ns
2
66.67MHz output spread
14.9955
15.0799
ns
2
Output High Voltage
VOH
IOH = -1 mA
2.4
V
1
Output Low Voltage
VOL
IOL = 1 mA
0.55
V
1
V OH @MIN = 1.0 V
-33
mA
1
VOH@ MAX = 3.135 V
-33
mA
1
VOL @ MIN = 1.95 V
30
mA
1
VOL @ MAX = 0.4 V
38
mA
1
Edge Rate
δV/δt
Rising edge rate
1
4
V/ns
1
Edge Rate
δV/δt
Falling edge rate
1
4
V/ns
1
Rise Time
tr1
VOL = 0.4 V, VOH = 2.4 V
0.5
2
ns
1
Fall Time
tf1
VOH = 2.4 V, VOL = 0.4 V
0.5
2
ns
1
Duty Cycle
dt1
VT = 1.5 V
45
55
%
1
Jitter, Cycle to cycle
tjcyc-cyc
VT = 1.5 V
180
ps
1
*TA = 0 - 70°C; VDD=3.3V +/-5%; CL = 30 pF (unless otherwise specified)
1Guaranteed by design and characterization, not 100% tested in production.
2 All Long Term Accuracy and Clock Period specifications are guaranteed with the assumption that REF is at 14.31818MHz
Output High Current
IOH
Output Low Current
IOL
PCI33 Clock period
HTT66 Clock period
Tperiod
Electrical Characteristics - SRC/ATIG 0.7V Current Mode Differential Pair
PARAMETER
SYMBOL
CONDITIONS*
MIN
TYP
MAX
UNITS
Notes
Current Source Output
Impedance
Zo
V
O = Vx
3000
1
Voltage High
VHigh
660
850
mV
1,3
Voltage Low
VLow
-150
150
mV
1,3
Max Voltage
Vovs
1150
mV
1
Min Voltage
Vuds
-300
mV
1
Crossing Voltage (abs)
Vx(abs)
250
550
mV
1
Crossing Voltage (var)
d-Vx
Variation of crossing over all
edges
140
mV
1
Long Accuracy
ppm
see Tperiod min-max values
-300
300
ppm
1,2
100.00MHz nominal
9.9970
10.0030
ns
2
100.00MHz spread
9.9970
10.0533
ns
2
Absolute min period
Tabsmin
100.00MHz nominal/spread
9.8720
ns
1,2
Rise Time
t
r
V
OL = 0.175V, VOH = 0.525V
175
700
ps
1
Fall Time
t
f
V
OH = 0.525V VOL = 0.175V
175
700
ps
1
Rise Time Variation
d-t
r
V
OL = 0.175V, VOH = 0.525V
125
ps
1
Fall Time Variation
d-t
f
V
OH = 0.525V VOL = 0.175V
125
ps
1
Duty Cycle
d
t3
Measurement from differential
wavefrom
45
55
%
1
Skew
t
sk3
V
T = 50%
100
ps
1
Jitter, Cycle to cycle
t
jcyc-cyc
Measurement from differential
wavefrom
125
ps
1
*T
A = 0 - 70°C; VDD = 3.3 V +/-5%; CL =2pF, RS=33.2, RP=49.9, IREF = 475
1Guaranteed by design and characterization, not 100% tested in production.
2 All Long Term Accuracy and Clock Period specifications are guaranteed assuming that REFOUT is at 14.31818MHz
3I
REF = VDD/(3xRR). For RR = 475 (1%), IREF = 2.32mA. IOH = 6 x IREF and VOH = 0.7V @ ZO=50.
Average period
Tperiod
Statistical measurement on
single ended signal
Measurement on single ended
signal using absolute value.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 951464YFLFT | 240 MHz, OTHER CLOCK GENERATOR, PDSO56 |
| 951601AFLF | 66.66 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 951901AF | 133.34 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 951901AFLFT | 133.34 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 951 | WIRE TERMINAL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 951463AGLF | 制造商:Integrated Device Technology Inc 功能描述:951463AGLF - Rail/Tube |
| 951463BFLF | 制造商:Integrated Device Technology Inc 功能描述:PC MAIN CLOCK 制造商:Integrated Device Technology Inc 功能描述:56 SSOP (LEAD FREE) - Rail/Tube |
| 951463BFLFT | 制造商:Integrated Device Technology Inc 功能描述:PC MAIN CLOCK 制造商:Integrated Device Technology Inc 功能描述:56 SSOP (LEAD FREE) - Tape and Reel |
| 951463BGLF | 制造商:Integrated Device Technology Inc 功能描述:PC MAIN CLOCK |
| 951463BGLFT | 制造商:Integrated Device Technology Inc 功能描述:PC MAIN CLOCK |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。