- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄25515 > 951462YGLFT (INTEGRATED DEVICE TECHNOLOGY INC) PROC SPECIFIC CLOCK GENERATOR, PDSO64 PDF資料下載
參數(shù)資料
| 型號(hào)： | 951462YGLFT |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時(shí)鐘產(chǎn)生/分配 |
| 英文描述： | PROC SPECIFIC CLOCK GENERATOR, PDSO64 |
| 封裝： | 6.10 MM, 0.50 MM PITCH, ROHS COMPLIANT, MO-153, TSSOP-64 |
| 文件頁數(shù)： | 5/23頁 |
| 文件大?。?/td> | 241K |
| 代理商： | 951462YGLFT |
13
Integrated
Circuit
Systems, Inc.
ICS951462
1094J—03/16/09
SMBus Table: CPU PLL Spread Spectrum Control Register
Byte 13
Pin #
Name
Control Function
Type
0
1
PWD
Bit 7
-
SSP7
RW
X
Bit 6
-
SSP6
RW
X
Bit 5
-
SSP5
RW
X
Bit 4
-
SSP4
RW
X
Bit 3
-
SSP3
RW
X
Bit 2
-
SSP2
RW
X
Bit 1
-
SSP1
RW
X
Bit 0
-
SSP0
RW
X
SMBus Table: CPU PLL Spread Spectrum Control Register
Byte 14
Pin #
Name
Control Function
Type
0
1
PWD
Bit 7
0
Bit 6
-
SSP14
RW
X
Bit 5
-
SSP13
RW
X
Bit 4
-
SSP12
RW
X
Bit 3
-
SSP11
RW
X
Bit 2
-
SSP10
RW
X
Bit 1
-
SSP9
RW
X
Bit 0
-
SSP8
RW
X
SMBus Table: ATIG PLL VCO Frequency Control Register
Byte 15
Pin #
Name
Control Function
Type
0
1
PWD
Bit 7
-
N Div8
N Divider Prog bit 8
RW
X
Bit 6
-
N Div9
N Divider Prog bit 9
RW
X
Bit 5
-
M Div5
RW
X
Bit 4
-
M Div4
RW
X
Bit 3
-
M Div3
RW
X
Bit 2
-
M Div2
RW
X
Bit 1
-
M Div1
RW
X
Bit 0
-
M Div0
RW
X
SMBus Table: ATIG PLL VCO Frequency Control Register
Byte 16
Pin #
Name
Control Function
Type
0
1
PWD
Bit 7
-
N Div7
RW
X
Bit 6
-
N Div6
RW
X
Bit 5
-
N Div5
RW
X
Bit 4
-
N Div4
RW
X
Bit 3
-
N Div3
RW
X
Bit 2
-
N Div2
RW
X
Bit 1
-
N Div1
RW
X
Bit 0
-
N Div0
RW
X
SMBus Table: ATIG PLL Spread Spectrum Control Register
Byte 17
Pin #
Name
Control Function
Type
0
1
PWD
Bit 7
-
SSP7
RW
X
Bit 6
-
SSP6
RW
X
Bit 5
-
SSP5
RW
X
Bit 4
-
SSP4
RW
X
Bit 3
-
SSP3
RW
X
Bit 2
-
SSP2
RW
X
Bit 1
-
SSP1
RW
X
Bit 0
-
SSP0
RW
X
Spread Spectrum Programming
b(7:0)
Spread Spectrum Programming
b(14:8)
These Spread Spectrum bits
in Byte 13 and 14 will program
the spread pecentage. It is
recommended to use ICS
Spread % table for spread
programming.
The decimal representation of
M and N Divier in Byte 17 and
18 will configure the VCO
frequency. Default at power
up = Byte 0 Rom table. VCO
Frequency = 14.318 x
[NDiv(9:0)+8] / [MDiv(5:0)+2]
M Divider Programming bits
N Divider Programming b(7:0)
These Spread Spectrum bits
in Byte 13 and 14 will program
the spread pecentage. It is
recommended to use ICS
Spread % table for spread
programming.
Reserved
The decimal representation of
M and N Divier in Byte 17 and
18 will configure the VCO
frequency. Default at power
up = Byte 0 Rom table. VCO
Frequency = 14.318 x
[NDiv(9:0)+8] / [MDiv(5:0)+2]
Spread Spectrum Programming
b(7:0)
These Spread Spectrum bits
in Byte 19 and 20 will program
the spread pecentage. It is
recommended to use ICS
Spread % table for spread
programming.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 951464YFLFT | 240 MHz, OTHER CLOCK GENERATOR, PDSO56 |
| 951601AFLF | 66.66 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 951901AF | 133.34 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 951901AFLFT | 133.34 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 951 | WIRE TERMINAL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 951463AGLF | 制造商:Integrated Device Technology Inc 功能描述:951463AGLF - Rail/Tube |
| 951463BFLF | 制造商:Integrated Device Technology Inc 功能描述:PC MAIN CLOCK 制造商:Integrated Device Technology Inc 功能描述:56 SSOP (LEAD FREE) - Rail/Tube |
| 951463BFLFT | 制造商:Integrated Device Technology Inc 功能描述:PC MAIN CLOCK 制造商:Integrated Device Technology Inc 功能描述:56 SSOP (LEAD FREE) - Tape and Reel |
| 951463BGLF | 制造商:Integrated Device Technology Inc 功能描述:PC MAIN CLOCK |
| 951463BGLFT | 制造商:Integrated Device Technology Inc 功能描述:PC MAIN CLOCK |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。