- 您現在的位置：買賣IC網 > PDF目錄24822 > 935266671518 (NXP SEMICONDUCTORS) 1 CHANNEL(S), 400M bps, SERIAL COMM CONTROLLER, PQFP144 PDF資料下載
參數資料
| 型號： | 935266671518 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 1 CHANNEL(S), 400M bps, SERIAL COMM CONTROLLER, PQFP144 |
| 封裝： | 20 X 20 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, SOT-486-1, LQFP-144 |
| 文件頁數： | 7/83頁 |
| 文件大?。?/td> | 316K |
| 代理商： | 935266671518 |
第1頁第2頁第3頁第4頁第5頁第6頁當前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁
Philips Semiconductors
Preliminary specification
PDI1394L41
1394 content protection AV link layer controller
2000 Dec 01
12
12.3
Bushold and Link/PHY single capacitor galvanic isolation
12.3.1
Bushold
The PDI1394L41 uses an internal bushold circuit on each of the indicated pins to keep these CMOS inputs from “floating” while being driven by
a 3-Stated device or input coupling capacitor. Unterminated high impedance inputs react to ambient electrical noise which cause internal
oscillation and excess power supply current draw.
The following pins have bushold circuitry enabled when the ISON pin is in the logic “1” state:
Name
Function
PHY CTL0
PHY control line 0
PHY CTL1
PHY control line 1
PHY D0
PHY data bus bit 0
PHY D1
PHY data bus bit 1
PHY D2
PHY data bus bit 2
PHY D3
PHY data bus bit 3
PHY D4
PHY data bus bit 4
PHY D5
PHY data bus bit 5
PHY D6
PHY data bus bit 6
PHY D7
PHY data bus bit 7
SYSCLK
System clock input to the link
Philips bushold circuitry is designed to provide a high resistance pull-up or pull-down on the input pin. This high resistance is easily overcome
by the driving device when its state is switched. Figure 2 shows a typical bushold circuit applied to a CMOS input stage. Two weak MOS
transistors are connected to the input. An inverter is also connected to the input pin and supplies gate drive to both transistors. When the input
is LOW, the inverter output drives the lower MOS transistor and turns it on. This re-enforces the LOW on the input pin. If the logic device which
normally drives the input pin were to be 3-Stated, the input pin would remain “pulled-down” by the weak MOS transistor. If the driving logic
device drives the input pin HIGH, the inverter will turn the upper MOS transistor on, re-enforcing the HIGH on the input pin. If the driving logic
device is then 3-Stated, the upper MOS transistor will weakly hold the input pin HIGH.
The PHY’s outputs can be 3-Stated and single capacitor isolation can be used with the Link; both situations will allow the Link inputs to float.
With bushold circuitry enabled, these pins are provided with dc paths to ground, and power by means of the bushold transistors; this
arrangement keeps the inputs in known logical states.
SV00911
INPUT PIN
INTERNAL
CIRCUITS
Figure 2.
Bushold circuit
相關PDF資料 |
PDF描述 |
|---|---|
| 08-55-0134 | KK 156 TERMINAL CRIMP 18-24 AWG GOLD |
| 08-55-0133 | KK 156 TERMINAL CRIMP 18-24 AWG GOLD |
| 08-58-0111 | Connector |
| 08-50-0187 | Solderless Terminal; Body Material:Brass; Contact Plating:Tin; Series:6838; Wire Size (AWG):20-18; External Depth:0.11"; Lead Pitch:3.96"; Operating Temp. Min:0 C; Reel Quantity:7000; Voltage Rating:250V |
| 08-50-0189 | Solderless Terminal; Body Material:Brass; Contact Plating:Tin; Series:6838; Wire Size (AWG):20-18; External Depth:0.11"; Lead Pitch:3.96mm; Operating Temp. Min:0 C; Voltage Rating:250V RoHS Compliant: Yes |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 935267356112 | 制造商:NXP Semiconductors 功能描述:IC TEA1507PN |
| 935268081112 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC |
| 935268721125 | 制造商:NXP Semiconductors 功能描述:Buffer/Line Driver 1-CH Non-Inverting 3-ST CMOS 5-Pin TSSOP T/R |
| 935269304128 | 制造商:ST-Ericsson 功能描述:IC AUDIO CODEC W/TCH SCRN 48LQFP |
| 935269544557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY TDA9587-2US1-V1.3 |
發(fā)布緊急采購，3分鐘左右您將得到回復。