參數(shù)資料
型號: 935266671518
廠商: NXP SEMICONDUCTORS
元件分類: 微控制器/微處理器
英文描述: 1 CHANNEL(S), 400M bps, SERIAL COMM CONTROLLER, PQFP144
封裝: 20 X 20 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, SOT-486-1, LQFP-144
文件頁數(shù): 13/83頁
文件大?。?/td> 316K
代理商: 935266671518
Philips Semiconductors
Preliminary specification
PDI1394L41
1394 content protection AV link layer controller
2000 Dec 01
17
12.5.4
Big and little endianness, data invariance, and data bus width
The host interface offers programmable endianness, data invariance, and selectable 8 and 16 bit data widths. LTLEND (pin 121) and DATINV
(pin 122) are multiplexed configuration pins that will be sampled on the trailing edge of RESET; the states of these pins are established by
connecting each pin to the proper logic state, ground or VDD, through a resistor, 22 k is recommended. To verify the configuration, the shadow
register (0x0F4) will be preset to a value of 0x0F0A0500 after a power reset. Table 1 describes the configurations.
Table 1.
Configuration possible combinations
LTLEND (Little Endian)
DATINV (Data Invariant)
HIF 16BIT
Result
1
See Table 2
Byte/Word address is reversed
1
0
1
Bytes are swapped within the word
0
X
1
16-bit data bus, address as in PDI1394L21
0
X
0
8-bit data bus, address as in PDI1394L21
Table 2.
Explanation of the mode LittleEnd = 1, DataInvariant = 1
HIF16 = 0
HIF16 = 1
Outside Address (A1, A0)
Inside Address (A1, A0)
Outside Address (A1, A0)
Inside Address (A1, A0)
00
11
0X
1X
01
10
0X
1X
10
01
1X
0X
11
00
1X
0X
It is important to note that some operands in the indirect address space consist of more than one quadlet. For these operands, the lowest
address always contains the most significant quadlet.
In Bit Endian mode and DATAINV = 0, the bytes in each quadlet are numbered 0..3 from left (most significant) to right (least significant) as
shwon in Figure 4.
To access a register in 8 bit HIF mode, at address N the CPU should use addresses E:
E = N ; to access the upper 8 bits of the register.
E = N + 1 ; to access the upper middle 8 bits of the register.
E = N + 2 ; to access the lower middle 8 bits of the register.
E = N + 3 ; to access the lower 8 bits of the register.
To access a register in 16 bit HIF mode, at internal address N, the CPU should use addresses E:
E = N ; to access the upper 16 bits of the register
E = N + 2 ; to access the lower 16 bits of the register
SV00656
29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
BYTE 0
BYTE 1
BYTE 3
3130
BYTE 2
Figure 4.
Byte order in quadlets as implemented in the host interface, HIF LTLEND = LOW
相關(guān)PDF資料
PDF描述
08-55-0134 KK 156 TERMINAL CRIMP 18-24 AWG GOLD
08-55-0133 KK 156 TERMINAL CRIMP 18-24 AWG GOLD
08-58-0111 Connector
08-50-0187 Solderless Terminal; Body Material:Brass; Contact Plating:Tin; Series:6838; Wire Size (AWG):20-18; External Depth:0.11"; Lead Pitch:3.96"; Operating Temp. Min:0 C; Reel Quantity:7000; Voltage Rating:250V
08-50-0189 Solderless Terminal; Body Material:Brass; Contact Plating:Tin; Series:6838; Wire Size (AWG):20-18; External Depth:0.11"; Lead Pitch:3.96mm; Operating Temp. Min:0 C; Voltage Rating:250V RoHS Compliant: Yes
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
935267356112 制造商:NXP Semiconductors 功能描述:IC TEA1507PN
935268081112 制造商:NXP Semiconductors 功能描述:SUB ONLY IC
935268721125 制造商:NXP Semiconductors 功能描述:Buffer/Line Driver 1-CH Non-Inverting 3-ST CMOS 5-Pin TSSOP T/R
935269304128 制造商:ST-Ericsson 功能描述:IC AUDIO CODEC W/TCH SCRN 48LQFP
935269544557 制造商:NXP Semiconductors 功能描述:SUB ONLY TDA9587-2US1-V1.3