- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24803 > 935262056518 (NXP SEMICONDUCTORS) TELECOM, PAGING DECODER, PQFP32 PDF資料下載
參數(shù)資料
| 型號： | 935262056518 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 尋呼電路 |
| 英文描述： | TELECOM, PAGING DECODER, PQFP32 |
| 封裝： | 7 X 7 MM, 1.40 MM HEIGHT, PLASTIC, SOT-358-1, LQFP-32 |
| 文件頁數(shù)： | 33/76頁 |
| 文件大?。?/td> | 301K |
| 代理商： | 935262056518 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
1999 Apr 12
39
Philips Semiconductors
Product specication
FLEX
roaming decoder II
PCD5013
8.6.7
CONFIGURATION OF ASSIGNED FRAMES AND PAGER
COLLAPSE
(ID = 20H TO 27H)
The assigned frame and collapse value determine the
frames in which the decoding device typically looks for
messages (other system factors can cause the decoding
device to look in other frames in addition to the typical
frames).
The PCD5013 must be configured explicitly to receive all
required frames by setting the associated assigned
frame (AF) bits. For each enabled CAPCODE these are
the base frame and the associated frames implied by the
pager collapse value. For example if the PCD5013 has
one enabled address and it is assigned to base frame 3
with a collapse value of 4, the AF bits for
frames 3, 19, 35, 51, 67, 83, 99 and 115 should be set
and the AF bits for all other frames should be cleared.
When the PCD5013 is configured for manual collapse
mode by setting the MCM bit in the Roaming Control
Packet, the PCD5013 does not apply the received system
collapse to the AF bits. The host should set the AF bits for
all frames that should be decoded on all channels.
For example, if frames 0 and 64 should be decoded on one
channel and frames 4, 36, 68, and 100 should be decoded
on another channel, all six of the corresponding AF bits
should be set. The host can then change the receiver’s
carrier frequency after the PCD5013 decodes frames 0,
36, 64, and 100.
There are 8 frame assignment packets each capable of
assigning a range of 16 consecutive frame numbers.
f: frame range, see Table 38 for location in the frame
assignment packet and Table 36 for the AFs and values.
The value determines which 16 frames out of a range
of 128 correspond to the 16 AF bits in the packet. At least
one of these bits must have been set when the PCD5013
is turned on by setting the ON bit in the control packet.
Value after reset = 0.
AF: assigned frame (Table 38). If a bit is set, the PCD5013
decodes the associated FLEX
frame and scans its
contents for enabled addresses. Value after reset = 0.
8.6.8
CONFIGURATION OF ASSIGNED PHASE
The assigned phase is required only for single-phase
devices. It determines the phase (A, B, C, or D) in which
the messages are received.
For details of phase calculation see Section 8.6.5.
For details of programming the assigned phase
see Section 8.4.7.
Table 36 Frame assignment ranges
8.6.9
OPERATOR MESSAGING ADDRESS ENABLE PACKET
(ID = 04H)
The operator messaging address enable packet is used to
enable and disable the built-in FLEX
operator messaging
addresses. Enabling and disabling operator messaging
addresses does not affect on which frames the decoder IC
decodes. To ensure that the correct frames are decoded,
the host must modify the FF bits in the Control Packet or
the AF bits in the Frame Assignment Packets.
OAE: operator messaging address enable (Table 37).
When a bit is set, the corresponding operator messaging
address is enabled. When it is cleared, the corresponding
operator messaging address is disabled. OAE0 to OAE15
corresponds to the hexadecimal operator messaging
address values of 1F7810 through to 1F781F
respectively. Value after reset = 0.
f2
f1
f0
AF15
AF0
0
frame 127
frame 112
0
1
frame 111
frame 96
0
1
0
frame 95
frame 80
0
1
frame 79
frame 64
1
0
frame 63
frame 48
1
0
1
frame 47
frame 32
1
0
frame 31
frame 16
1
frame 15
frame 0
Table 37 Operator messaging address enable packet bit assignments
BYTE
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
300000100
200000000
1
OAE15
OAE14
OAE13
OAE12
OAE11
OAE10
OAE9
OAE8
0
OAE7
OAE6
OAE5
OAE4
OAE3
OAE2
OAE1
OAE0
相關PDF資料 |
PDF描述 |
|---|---|
| 935262079112 | ALVT SERIES, 7-BIT DRIVER, TRUE OUTPUT, PDSO56 |
| 935262218112 | 0 TIMER(S), REAL TIME CLOCK, PDIP8 |
| 07683 | MINI MOD SHIELD |
| 07683-2 | MINI MOD SHIELD |
| 935262233112 | 16 I/O, PIA-GENERAL PURPOSE, PDSO24 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 935262217118 | 制造商:NXP Semiconductors 功能描述:Real Time Clock Serial 8-Pin SO T/R |
| 935264217557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC |
| 935267356112 | 制造商:NXP Semiconductors 功能描述:IC TEA1507PN |
| 935268081112 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC |
| 935268721125 | 制造商:NXP Semiconductors 功能描述:Buffer/Line Driver 1-CH Non-Inverting 3-ST CMOS 5-Pin TSSOP T/R |
發(fā)布緊急采購，3分鐘左右您將得到回復。