參數(shù)資料
型號: 935262056518
廠商: NXP SEMICONDUCTORS
元件分類: 尋呼電路
英文描述: TELECOM, PAGING DECODER, PQFP32
封裝: 7 X 7 MM, 1.40 MM HEIGHT, PLASTIC, SOT-358-1, LQFP-32
文件頁數(shù): 32/76頁
文件大?。?/td> 301K
代理商: 935262056518
1999 Apr 12
38
Philips Semiconductors
Product specication
FLEX
roaming decoder II
PCD5013
Table 33 Roaming CAPCODE character
8.6.6
CONFIGURATION OF USER ADDRESSES
(ID = 78H, 80H TO 8FH)
The PCD5013 has 16 user address locations which can be
programmed as network IDs or as long or short addresses,
which can be configured as priority and/or tone-only. After
a reset all address locations are disabled. Short addresses
and network IDs occupy a single location, long addresses
occupy two locations. The first word of a long address
must be in an even address location and the second word
must be in the address index immediately following the first
word. Address location containing long addresses of the
2-3 and 2-4 set (Section 8.6.3) must follow any address
locations programmed as long addresses of the 1-2, 1-3
and 1-4 set.
User addresses are programmed using the address
assignment packets, and are enabled and disabled using
the address enable packet. To allow easy reprogramming
of user addresses without disrupting normal operation, the
host can send address assignment packets while the
PCD5013 is on.
CHARACTER
DESCRIPTION
P
non-roaming or single frequency pager
Q
no frame offset, follows the Trafc
Management Flags
R
frame offset BIW101, does not follow
the Trafc Management Flags
S
frame offset BIW101, follows the Trafc
Management Flags
In this case, the host must disable the user address
location(s) by clearing the corresponding user address
enable (UAE) bit in the UAE packet before changing any
of the bits in the corresponding address assignment
packet.
a: address location (Table 34). This specifies which
address location is being configured. A zero in this field
corresponds to address index zero (AI = 0) in the address
packet received from the PCD5013 when an address is
detected (Section 8.7.2).
LA: long address (Table 34). When this bit is set, the
address is configured as a long address. Both words of a
long address must have this bit set.
TOA: tone-only address (Table 34). When this bit is set,
the PCD5013 considers this address a tone-only address
and does not decode a vector word when the address is
received. Both words of a long, tone only address must
have this bit set.
A: address word (Table 34). This is the 21-bit value of the
address word (A20 = MSB). Valid FLEX
messaging
addresses or Network ID’s must be used. For the
conversion from a CAPCODE (Section 8.6.4).
UAE: user address enable (Table 35). When a bit is set,
the corresponding user address location is enabled. When
it is cleared, the corresponding user address location is
disabled. UAE0 corresponds to the user address location
configured using a packet ID of 80H and UAE15
corresponds to the user address location configured using
a packet ID of 8FH. In some instances, if an invalid
FLEX
messaging address is programmed, it is not
detected even when the address is enabled. Value after
reset = 0.
Table 34 Address assignment packet bit assignments (ID = 80H to 8FH)
Table 35 Address enable packet bit assignments (ID = 78H)
BYTE
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
31000
a3
a2
a1
a0
20
LA
TOA
A20
A19
A18
A17
A16
1A15
A14
A13
A12
A11
A10
A9
A8
0A7
A6
A5
A4
A3
A2
A1
A0
BYTE
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
301111000
200000000
1
UAE15
UAE14
UAE13
UAE12
UAE11
UAE10
UAE9
UAE8
0
UAE7
UAE6
UAE5
UAE4
UAE3
UAE2
UAE1
UAE0
相關PDF資料
PDF描述
935262079112 ALVT SERIES, 7-BIT DRIVER, TRUE OUTPUT, PDSO56
935262218112 0 TIMER(S), REAL TIME CLOCK, PDIP8
07683 MINI MOD SHIELD
07683-2 MINI MOD SHIELD
935262233112 16 I/O, PIA-GENERAL PURPOSE, PDSO24
相關代理商/技術參數(shù)
參數(shù)描述
935262217118 制造商:NXP Semiconductors 功能描述:Real Time Clock Serial 8-Pin SO T/R
935264217557 制造商:NXP Semiconductors 功能描述:SUB ONLY IC
935267356112 制造商:NXP Semiconductors 功能描述:IC TEA1507PN
935268081112 制造商:NXP Semiconductors 功能描述:SUB ONLY IC
935268721125 制造商:NXP Semiconductors 功能描述:Buffer/Line Driver 1-CH Non-Inverting 3-ST CMOS 5-Pin TSSOP T/R