參數(shù)資料
型號(hào)： 9202
廠商： 意法半導(dǎo)體
英文描述： Flash Programmable System Devices with 8032 Microcontroller Core
中文描述： 閃存可編程系統(tǒng)設(shè)備與8032微控制器內(nèi)核
文件頁數(shù)： 44/175頁
文件大?。?/td> 1731K
代理商： 9202
UPSD3254A, UPSD3254BV, UPSD3253B, UPSD3253BV
44/175
How Interrupts are Handled
The interrupt flags are sampled at S5P2 of every
machine cycle. The samples are polled during fol-
lowing machine cycle. If one of the flags was in a
set condition at S5P2 of the preceding cycle, the
polling cycle will find it and the interrupt system will
generate an LCALL to the appropriate service rou-
tine, provided this H/W generated LCALL is not
blocked by any of the following conditions:
I
An interrupt of equal priority or higher priority
level is already in progress.
I
The current machine cycle is not the final cycle
in the execution of the instruction in progress.
I
The instruction in progress is RETI or any
access to the interrupt priority or interrupt
enable registers.
The polling cycle is repeated with each machine
cycle, and the values polled are the values that
were present at S5P2 of the previous machine cy-
cle.
Note:
If an interrupt flag is active but being re-
sponded to for one of the above mentioned condi-
tions, if the flag is still inactive when the blocking
condition is removed, the denied interrupt will not
be serviced. In other words, the fact that the inter-
rupt flag was once active but not serviced is not re-
membered. Every polling cycle is new.
The processor acknowledges an interrupt request
by executing a hardware generated LCALL to the
appropriate service routine. The hardware gener-
ated LCALL pushes the contents of the Program
Counter on to the stack (but it does not save the
PSW) and reloads the PC with an address that de-
pends on the source of the interrupt being vec-
tored to as shown in Table 24.
Execution proceeds from that location until the
RETI instruction is encountered. The RETI instruc-
tion informs the processor that the interrupt routine
is no longer in progress, then pops the top two
bytes from the stack and reloads the Program
Counter. Execution of the interrupted program
continues from where it left off.
Note:
A simple RET instruction would also return
execution to the interrupted program, but it would
have left the interrupt control system thinking an
interrupt was still in progress, making future inter-
rupts impossible.
Table 24. Vector Addresses
Source
Vector Address
Int0
0003h
2nd USART
004Bh
Timer 0
000Bh
I2C
0043h
Int1
0013h
DDC
003Bh
Timer 1
001Bh
USB
0033h
1st USART
0023h
Timer 2+EXF2
002Bh
相關(guān)PDF資料
PDF描述
92100 ION VECTOR SYSTEM
92108K IC
53113 IC
53114 Dual/Triple Ultra-Low-Voltage SOT23 µP Supervisory Circuits
53115 IC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
9202 05 00 制造商:Coto Technology 功能描述:Surface mount reed relay 1 pole single
9202 R/B 功能描述:PLUG BANANA STD SET/2 RED/BLK RoHS:是 類別:連接器，互連式 >> 香蕉式和端頭 - 插座，插頭 系列:- 標(biāo)準(zhǔn)包裝:100 系列:PBD 類型:尖頭插孔 類型:母頭 插頭/配接插頭直徑:標(biāo)準(zhǔn) 安裝類型:通孔，水平 端子:焊接 絕緣體:完全絕緣 特點(diǎn):- 顏色:紅 包裝:散裝 觸點(diǎn)表面涂層:金 觸點(diǎn)材料:- 主體材料:- 線規(guī):- 工作溫度:-25°C ~ 100°C
92020 功能描述:- Power Management Evaluation Board 制造商:vishay dale 系列:- 零件狀態(tài):有效 主要用途:電源管理 嵌入式:- 使用的 IC/零件:- 主要屬性:- 輔助屬性:- 所含物品:板 標(biāo)準(zhǔn)包裝:1
9202000000 功能描述:CASE CARRY LITE 550 制造商:weidmuller 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1
920-200P-51S 制造商:Amphenol Corporation 功能描述:CONNECTOR - Bulk
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*