參數資料
型號： 7643
英文描述： IrDA. protocol handler plus endec for DCE Apps, -40C to +85C, 18-SOIC 300mil, TUBE
中文描述： 7643Group數據表數據表1369K/JUL.30.03
文件頁數： 88/120頁
文件大?。?/td> 1369K
代理商： 7643
Rev.1.00 Jul 30, 2003 page 88 of 119
7643 Group
Outline Performance (CPU Rewrite Mode)
CPU rewrite mode is usable in the single-chip, memory expansion
or Boot mode. The only User ROM area can be rewritten in CPU
rewrite mode.
In CPU rewrite mode, the CPU erases, programs and reads the in-
ternal flash memory by executing software commands. This
rewrite control program must be transferred to a memory such as
the internal RAM before it can be executed.
The MCU enters CPU rewrite mode by applying 4.50 V to 5.25 V
to the CNV
SS
pin and setting “1” to the CPU Rewrite Mode Select
Bit (bit 1 of address 006A
16
). Software commands are accepted
once the mode is entered.
Use software commands to control program and erase operations.
Whether a program or erase operation has terminated normally or
in error can be verified by reading the status register.
Figure 79 shows the flash memory control register.
Bit 0 is the RY/BY status flag used exclusively to read the operat-
ing status of the flash memory. During programming and erase
operations, it is “0” (busy). Otherwise, it is “1” (ready).
Bit 1 is the CPU Rewrite Mode Select Bit. When this bit is set to
“1”, the MCU enters CPU rewrite mode. Software commands are
accepted once the mode is entered. In CPU rewrite mode, the
F
F
l
M
a
s
C
h
R
m
e
m
o
r
y
c
o
n
t
r
o
l
r
e
g
i
s
t
e
r
(
a
d
d
r
e
s
s
0
0
6
A
1
6
)
R
Y
0
1
P
0
1
P
0
1
l
a
0
1
s
0
1
e
/
:
U
:
:
U
:
:
s
:
:
e
:
:
s
B
B
R
Y
u
e
r
N
C
r
N
C
h
N
R
r
U
B
e
r
s
a
e
o
r
P
e
o
r
P
m
o
e
R
s
e
o
o
v
s
y
d
w
m
U
w
m
U
e
r
m
s
e
O
r
t
e
t
a
(
y
r
a
r
r
i
a
r
m
a
t
M
R
R
d
t
b
u
e
s
n
f
l
g
a
g
p
:
i
r
o
g
r
a
m
m
e
d
o
r
e
r
a
s
e
d
)
C
i
t
e
l
e
t
e
l
e
o
l
m
w
m
w
r
o
m
o
d
t
e
o
o
d
i
t
e
y
p
e
d
e
d
e
e
r
a
e
m
e
(
s
S
o
e
e
o
d
n
l
e
f
t
e
t
r
c
w
(
y
t
a
S
f
b
r
o
l
a
i
t
w
g
(
N
c
o
a
o
m
r
e
t
e
m
c
a
o
2
)
n
m
o
i
e
f
t
d
m
s
a
i
n
n
v
d
a
s
l
i
d
a
)
c
r
m
c
e
p
t
a
b
l
e
)
C
r
m
s
t
o
e
i
o
d
t
n
e
b
t
F
r
i
(
N
o
t
e
3
)
U
a
M
M
t
s
r
e
a
a
(
I
a
r
r
n
e
e
d
/
a
a
e
B
a
a
f
i
o
c
c
n
o
c
c
t
e
t
e
e
R
s
s
a
O
e
e
r
M
d
d
e
a
a
r
e
a
s
e
l
e
c
t
b
i
t
(
N
o
t
e
4
)
O
O
b
i
s
s
t
R
i
d
/
“
0
”
a
t
w
r
i
t
e
)
b
0
b
7
N
o
t
e
s 1
:
T
F
t
h
w
U
T
s
U
h
o
i
i
s
h
e
s
e
r
s
l
l
e
i
t
e
t
b
s
t
c
h
p
e
t
b
i
n
t
o
i
r
o
h
i
g
h
n
s
t
b
e
e
c
i
s
b
e
e
i
n
t
d
n
o
v
i
t
c
o
t
t
u
e
n
a
3
n
s
o
r
r
t
e
a
r
o
l
i
t
o
t
r
o
b
,
t
f
e
t
e
l
d
o
l
f
h
d
p
w
“
1
p
l
s
a
e
i
s
d
r
o
h
”
.
r
o
s
h
t
b
u
g
e
o
i
t
i
n
r
a
n
m
e
“
1
w
g
m
t
h
m
”
i
l
l
t
h
i
e
o
t
n
a
n
C
r
h
o
t
t
h
P
y
e
t
i
e
U
c
u
b
n
t
o
s
e
e
a
r
e
n
e
s
r
v
r
e
w
t
r
r
e
a
a
r
o
n
t
l
i
t
l
e
t
.
e
e
r
e
e
o
g
d
”
i
s
”
t
t
.
e
o
A
r
w
d
a
r
i
e
t
e
i
t
i
“
X
“
0
n
X
”
a
X
a
l
l
y
0
n
,
0
d
i
t
0
t
i
0
h
s
1
e
r
”
n
e
j
q
u
“
u
s
1
t
e
a
t
o
d
f
t
e
i
t
t
o
r
i
n
e
r
e
s
n
s
u
s
e
c
u
t
c
r
r
e
e
e
l
e
s
h
a
i
o
a
s
n
t
e
.
n
.
o
2
:
c
g
e
t
t
,
s
1
r
”
r
s
t
I
f
i
i
t
t
i
e
s
r
n
u
o
p
t
t
d
o
i
n
r
r
x
c
m
e
p
o
t
e
t
h
e
s
b
l
e
u
c
i
l
t
t
-
b
i
n
i
t
f
i
l
s
a
s
“
h
1
.
m
e
e
m
t
o
t
h
r
y
i
s
f
o
b
r
i
w
3
r
i
t
o
e
“
t
0
o
t
s
h
i
s
b
b
s
i
t
.
q
3
:
d
e
”
S
t
t
”
u
e
u
e
n
t
l
y
a
f
t
e
r
4
:
g
r
a
m
i
n
t
h
e
a
r
e
a
e
x
c
e
p
t
t
h
e
b
u
i
l
t
-
i
n
f
l
a
s
h
m
e
m
o
r
y
f
o
r
w
r
i
t
e
t
o
t
h
i
s
b
i
t
.
CPU becomes unable to access the internal flash memory directly.
Therefore, use the control program in a memory other than inter-
nal flash memory for write to bit 1. To set this bit to “1”, it is
necessary to write “0” and then write “1” in succession. The bit can
be set to “0” by only writing “0”.
Bit 2 is the CPU Rewrite Mode Entry Flag. This flag indicates “1” in
CPU rewrite mode, so that reading this flag can check whether
CPU rewrite mode has been entered or not.
Bit 3 is the flash memory reset bit used to reset the control circuit
of internal flash memory. This bit is used when exiting CPU rewrite
mode and when flash memory access has failed. When the CPU
Rewrite Mode Select Bit is “1”, setting “1” for this bit resets the
control circuit. To set this bit to “1”, it is necessary to write “0” and
then write “1” in succession. To release the reset, it is necessary
to set this bit to “0”.
Bit 4 is the User Area/Boot Area Select Bit. When this bit is set to
“1”, Boot ROM area is accessed, and CPU rewrite mode in Boot
ROM area is available. In Boot mode, this bit is set to “1” auto-
matically. Reprogramming of this bit must be in a memory other
than internal flash memory.
Figure 80 shows a flowchart for setting/releasing CPU rewrite
mode.
Fig. 79 Structure of flash memory control register
相關PDF資料
PDF描述
765-11-(SERIES) Analog IC
765-11-20K Analog IC
765-11-25A Analog IC
765-11E 8 BIT INPUT/OUTPUT EXPANDER, I2C INTERFACE, -40C to +125C, 20-QFN, TUBE
765-11R 8-bit I/O Expander with I2C Interface., -40C to +125C, 18-SOIC 300mil, TUBE
相關代理商/技術參數
參數描述
764-3"x36yd-Red 功能描述:膠帶 764 RED 3X36 YD BULK RoHS:否 制造商:3M Electronic Specialty 產品:Tapes 類型:Shielding 描述/功能:EMI/RFI Foil Shielding Tape 顏色: 材料:Copper Foil 寬度:1 in x 18 yds
764-3"x36yd-White 功能描述:膠帶 WHITE 3X36YD BULK RoHS:否 制造商:3M Electronic Specialty 產品:Tapes 類型:Shielding 描述/功能:EMI/RFI Foil Shielding Tape 顏色: 材料:Copper Foil 寬度:1 in x 18 yds
764-3"x36yd-Yellow 功能描述:膠帶 764 YELLOW 3X36 YD BULK RoHS:否 制造商:3M Electronic Specialty 產品:Tapes 類型:Shielding 描述/功能:EMI/RFI Foil Shielding Tape 顏色: 材料:Copper Foil 寬度:1 in x 18 yds
7643_06 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:8-BIT SINGLE-CHIP MICROCOMPUTER
76430 制造商:Brady Corporation 功能描述:TAPE, BARRICADE, BLACK/PHOSPHORESCENT, 2INX5YD; Tape Type:Safety, Hazard Warning; Tape Backing Material:Polyester Film; Tape Width - Metric:50.8mm; Tape Width - Imperial:2"; Tape Length - Metric:4.572m; Tape Length - Imperial:5yard ;RoHS Compliant: NA
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯系方式

*
*
*