參數(shù)資料
型號(hào)： 7643
英文描述： IrDA. protocol handler plus endec for DCE Apps, -40C to +85C, 18-SOIC 300mil, TUBE
中文描述： 7643Group數(shù)據(jù)表數(shù)據(jù)表1369K/JUL.30.03
文件頁(yè)數(shù)： 4/120頁(yè)
文件大?。?/td> 1369K
代理商： 7643
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)
Rev.1.00 Jul 30, 2003 page 4 of 119
7643 Group
P5
0
/X
CIN
,
P5
1
/T
OUT
/
X
COUT
,
P5
2
,P5
3
,P5
4
,
P5
5
,P5
6
,P5
7
Apply 4.15 V – 5.25 V for 5 V version or 3.00 V – 3.60 V for 3 V version to the Vcc pin. Apply 0 V to the
Vss pin.
This controls the MCU operating mode. Connect this pin to Vss. If connecting this pin to Vcc, the
internal ROM is inhibited. In the flash memory version this pin functions as a V
PP
power supply input pin.
These pins are the power supply inputs for analog circuitry.
Reset input pin for active “L.”
Connect a ceramic resonator or a quartz-crystal oscillator between the X
IN
and X
OUT
pins to set the
oscillation frequency.
If an external clock is used, connect the clock source to the X
IN
pin and leave the X
OUT
pin open.
Loop filter for the frequency synthesizer.
It is a capacitor connection pin for built-in DC-DC converter. At Vcc=5 V, use built-in DC-DC converter
by permitting a USB line driver and connect a capacitor. Refer to "Notes on use" for details. Built-in DC-
DC converter cannot be used at Vcc = 3.3 V. Supply 3.3V power supply to this pin from the externals.
USB D+ voltage signal port. Connect a 27 to 33
(recommended) resistor in series.
USB D- voltage signal port. Connect a 27 to 33
(recommended) resistor in series.
8-bit I/O port.
CMOS compatible input level.
CMOS 3-state output structure.
I/O direction register allows each pin to be individually programmed as either input or output.
When connecting an external memory, these function as the address bus.
8-bit I/O port.
CMOS compatible input level.
CMOS 3-state output structure.
I/O direction register allows each pin to be individually programmed as either input or output.
When connecting an external memory, these function as the address bus.
Key-on wake-up interrupt input pin
V
CC
, V
SS
CNVss/V
PP
AVss/AVcc
RESET
X
IN
X
OUT
LPF
Ext. Cap.
USB D+
USB D-
P0
0
/AB
0
–
P0
7
/AB
7
Name
Power source
CNVss
Analog power
supply
Reset input
Clock input
Clock output
LPF
3.3 V line power
supply
USB D+
USB D-
Function except a port function
PIN DESCRIPTION
Table 1 Pin description (1)
Function
P1
0
/AB
8
–
P1
7
/AB
15
P2
0
/DB
0
–
P2
7
/DB
7
8-bit I/O port.
CMOS compatible input level or VIHL input level.
CMOS 3-state output structure.
I/O direction register allows each pin to be individually
programmed as either input or output.
When connecting an external memory, these function as
the data bus.
8-bit I/O port.
CMOS compatible input level.
CMOS 3-state output structure.
I/O direction register allows each pin to be individually
programmed as either input or output.
When connecting an external memory, these function as
the control bus.
P3
0
/RDY,
P3
1
, P3
2
,
P3
3
/DMA
OUT
,
P3
4
/
φ
OUT
,
P3
5
/SYNC
OUT
,
P3
6
/WR,
P3
7
/RD
P4
0
/EDMA,
P4
1
/INT
0
,
P4
2
/INT
1
,
P4
3
,P4
4
8-bit I/O port.
CMOS compatible input level.
CMOS 3-state output structure.
I/O direction register allows each pin to be individually
programmed as either input or output.
When connecting an external memory, these function as
the control bus.
8-bit I/O port.
CMOS compatible input level.
CMOS 3-state output structure.
I/O direction register allows each pin to be individually
programmed as either input or output.
I/O port P0
I/O port P1
I/O port P2
I/O port P3
(See Remarks.)
External memory control pin
External memory control pin
External interrupt pin
Sub-clock generating input pin
Timers 1, 2 pulse output pins
Sub-clock generating output pin
Pin
I/O port P4
I/O port P5
相關(guān)PDF資料
PDF描述
765-11-(SERIES) Analog IC
765-11-20K Analog IC
765-11-25A Analog IC
765-11E 8 BIT INPUT/OUTPUT EXPANDER, I2C INTERFACE, -40C to +125C, 20-QFN, TUBE
765-11R 8-bit I/O Expander with I2C Interface., -40C to +125C, 18-SOIC 300mil, TUBE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
764-3"x36yd-Red 功能描述:膠帶 764 RED 3X36 YD BULK RoHS:否 制造商:3M Electronic Specialty 產(chǎn)品:Tapes 類型:Shielding 描述/功能:EMI/RFI Foil Shielding Tape 顏色: 材料:Copper Foil 寬度:1 in x 18 yds
764-3"x36yd-White 功能描述:膠帶 WHITE 3X36YD BULK RoHS:否 制造商:3M Electronic Specialty 產(chǎn)品:Tapes 類型:Shielding 描述/功能:EMI/RFI Foil Shielding Tape 顏色: 材料:Copper Foil 寬度:1 in x 18 yds
764-3"x36yd-Yellow 功能描述:膠帶 764 YELLOW 3X36 YD BULK RoHS:否 制造商:3M Electronic Specialty 產(chǎn)品:Tapes 類型:Shielding 描述/功能:EMI/RFI Foil Shielding Tape 顏色: 材料:Copper Foil 寬度:1 in x 18 yds
7643_06 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:8-BIT SINGLE-CHIP MICROCOMPUTER
76430 制造商:Brady Corporation 功能描述:TAPE, BARRICADE, BLACK/PHOSPHORESCENT, 2INX5YD; Tape Type:Safety, Hazard Warning; Tape Backing Material:Polyester Film; Tape Width - Metric:50.8mm; Tape Width - Imperial:2"; Tape Length - Metric:4.572m; Tape Length - Imperial:5yard ;RoHS Compliant: NA
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*