- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360524 > 7643 IrDA. protocol handler plus endec for DCE Apps, -40C to +85C, 18-SOIC 300mil, TUBE PDF資料下載
參數(shù)資料
| 型號(hào)： | 7643 |
| 英文描述： | IrDA. protocol handler plus endec for DCE Apps, -40C to +85C, 18-SOIC 300mil, TUBE |
| 中文描述： | 7643Group數(shù)據(jù)表數(shù)據(jù)表1369K/JUL.30.03 |
| 文件頁(yè)數(shù)： | 36/120頁(yè) |
| 文件大?。?/td> | 1369K |
| 代理商： | 7643 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)當(dāng)前第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)
Rev.1.00 Jul 30, 2003 page 36 of 119
7643 Group
Fig. 29 DMACx (x = 0, 1) block diagram
DMAC
The 7643 group is equipped with 2 channels of DMAC (direct
memory access controller) which enable high speed data transfer
from a memory to a memory without use of the CPU.
The DMAC initiates the data transfer with an interrupt factor speci-
fied by the DMAC channel x (x = 0, 1) hardware transfer request
source bit (DxCEN), or with a software trigger.
The DxTMS [DMA Channel x (x = 0, 1) Transfer Mode Selection
Bit] selects one of two transfer modes; cycle steal mode or burst
transfer mode. In the cycle steal mode, the DMAC transfers one
byte of data for each request. In the burst transfer mode, the
DMAC transfers the number of bytes data specified by the transfer
count register for each request. The count register is a 16-bit
counter; the maximum number of data is 65,536 bytes per one re-
quest.
Figure 29 shows the DMA control block diagram and Figure 30
shows the structure of DMAC related registers.
[DMAC Index and Status Register] DMAIS
The DMAC Index and Status Register consists of various control
bits for the DMAC and its status flags.
The DMA Channel Index Bit (DCI) selects which channel ( 0 or 1)
will be accessed, since the mode registers, source registers, des-
tination registers and transfer count register of both DMAC
channels share the same SFR addresses, respectively.
[DMAC Channel x (x = 0, 1) Mode Registers 1, 2] DMAxM1,
DMAxM2
The 16 bits of DMAC Channel x Mode Registers 1 and 2 control
each operation of DMAC channels 0 and 1.
When the DMAC Channel x (x = 0, 1) Write Bit (DxDWC) is “0”,
data is simultaneously written into each latch and register of the
Source Registers, Destination Register, and Transfer Count Reg-
isters. When this bit is “1”, data is written only into their latches.
When data is read from each register, it must be read from the
higher bytes first, then the lower bytes. When writing data, write to
the lower bytes first, then the higher bytes.
Interrupt
:
UART receive, UART transmit,
Serial I/O, INT
0
Signal
:
EP (endpoint) 1 receive/transmit
EP (endpoint) 2 receive/transmit
EP1OUT FIFO data existing
Interrupt
:
INT
1
, Timer 1
Signal
:
EP (endpoint) 1 receive/transmit
EP (endpoint) 2 receive/transmit
EP1OUT FIFO data existing
Case of DMAC
channel 0
Case of DMAC
channel 1
DMAC channel X
Channel X timing
generator
Channel X transfer
source register
Channel X transfer
destination register
Channel X transfer count register
Interrupt
generator
DMACx
interrupt request
Address bus
DxCEN
DxCRR
DxHRS0
DxSRCE
DxRLD
DRLDD
DxDRCE
DxDRID
DxRLD
DRLDD
Interrupt disable flag (I flag)
Temporary register
Index status register
DxUF
DxDAUE
Mode 1
register
DxTMS
DTSC
Mode 2
register
Channel X transfer
source latch
15
Channel X transfer
destination latch
15
Channel X transfer count latch
DxDWC
DxDWC
DxDWC
Data
bus
Data
bus
DxUF
DxSFI
0
0
15
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 765-11-(SERIES) | Analog IC |
| 765-11-20K | Analog IC |
| 765-11-25A | Analog IC |
| 765-11E | 8 BIT INPUT/OUTPUT EXPANDER, I2C INTERFACE, -40C to +125C, 20-QFN, TUBE |
| 765-11R | 8-bit I/O Expander with I2C Interface., -40C to +125C, 18-SOIC 300mil, TUBE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 764-3"x36yd-Red | 功能描述:膠帶 764 RED 3X36 YD BULK RoHS:否 制造商:3M Electronic Specialty 產(chǎn)品:Tapes 類型:Shielding 描述/功能:EMI/RFI Foil Shielding Tape 顏色: 材料:Copper Foil 寬度:1 in x 18 yds |
| 764-3"x36yd-White | 功能描述:膠帶 WHITE 3X36YD BULK RoHS:否 制造商:3M Electronic Specialty 產(chǎn)品:Tapes 類型:Shielding 描述/功能:EMI/RFI Foil Shielding Tape 顏色: 材料:Copper Foil 寬度:1 in x 18 yds |
| 764-3"x36yd-Yellow | 功能描述:膠帶 764 YELLOW 3X36 YD BULK RoHS:否 制造商:3M Electronic Specialty 產(chǎn)品:Tapes 類型:Shielding 描述/功能:EMI/RFI Foil Shielding Tape 顏色: 材料:Copper Foil 寬度:1 in x 18 yds |
| 7643_06 | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:8-BIT SINGLE-CHIP MICROCOMPUTER |
| 76430 | 制造商:Brady Corporation 功能描述:TAPE, BARRICADE, BLACK/PHOSPHORESCENT, 2INX5YD; Tape Type:Safety, Hazard Warning; Tape Backing Material:Polyester Film; Tape Width - Metric:50.8mm; Tape Width - Imperial:2"; Tape Length - Metric:4.572m; Tape Length - Imperial:5yard ;RoHS Compliant: NA |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。