
XRT86L30
SINGLE T1/E1/J1 FRAMER/LIU COMBO
REV. P1.0.1
PRELIMINARY
47
T
ABLE
18: S
YNCHRONIZATION
MUX R
EGISTER
- E1 M
ODE
R
EGISTER
9 - E1 M
ODE
S
YNCHRONIZATION
MUX R
EGISTER
(SMR) H
EX
A
DDRESS
: 0
X
0109
B
IT
F
UNCTION
T
YPE
D
EFAULT
D
ESCRIPTION
-O
PERATION
7-6
ESRC[1:0]
R/W
0
Source for E bits
These bits determine where the E bits should be inserted from.
00 = Transparent, inserted from the status of receiver.
01 = 0.
10 = 1.
11 = Data link.
5
Reserved
-
-
Reserved
4
SYNC INV
R/W
0
Sync Inversion Select
Selects the direction of the transmit sync and multisync signals.
0 = Syncs are input if the CSS(1:0) bits of CSR equal 01 (TxSerClk input is
selected as the timing reference for the Transmit section of the framer);
otherwise syncs are outputs
1 = Syncs are output if CSS(1:0) bits of CSR equal 01 (TxSerClk input is
selected as the timing reference for the Transmit section of the framer);
otherwise syncs are inputs
3
DLSRC(1)
R/W
0
Data Link Source Select
Specifies the source of the Data Link bits that will be inserted in the outbound
E1 frames.
00 = TxSER Input: Transmit Payload data Input port will be source of Data
Link bits.
01 = TX HDLC Controller: Transmit HDLC Controller will generate either BOS
(Bit Oriented Signaling) or MOS (Message Oriented Signaling) messages
which will be inserted into the Data Link bit-fields in the outbound E1
frames.
10 = TxOH_n Input: Transmit Overhead data Input Port will be the source of
the Data Link bits.
11 = TxSer_n Input: Transmit Payload data Input port will be the source of the
Data Link Bits.
2
DLSRC(0)
R/W
0
1
CRCSRC
R/W
0
CRC-4 Bits Source Select
This Read/Write bit-field is used to configure the transmit section of the chan-
nel to use either internal generation or the TxSER_n input pin as the source
of the CRC-4 bits inserted into the outbound frames.
0 = Internally Generated and inserted into E1 data stream internally.
1 = Tx_SER Input: Transmit Payload data Input port will be source of
CRC-4 bits.
N
OTE
:
This bit-field is ignored if CRC Multiframe Alignment is disabled
0
FSRC
R/W
0
Framing Alignment Bits Source Select
Specifies source of the Framing Alignment bits, which include FAS alignment
bits, multiframe alignment bits, E and A bits.
0 = Internally generated and inserted into the outbound E1 frames.
1 = TxSer_n Input: Transmit Serial Input port will be source of the FAS bits,
CRC Multiframe Alignments and the E and A bits.