
XRT86L30
SINGLE T1/E1/J1 FRAMER/LIU COMBO
PRELIMINARY
The table below shows configurations of the Receive Yellow Alarm State Change Interrupt Enable bit of the
Alarm and Error Interrupt Enable Register (AEIER).
REV. P1.0.1
232
The table below shows configurations of the Alarm and Error Interrupt Enable bit of the Block Interrupt Enable
Register.
When these interrupt enable bits are set and Yellow Alarm is present in the incoming DS1 frame, the
XRT86L30 framer will declare Yellow Alarm by doing the following:
Set the read-only Receive Yellow Alarm State bit of the Alarm and Error Status Register (AESR) to one indi-
cating there is Yellow Alarm detected in the incoming DS1 frame.
Set the Receive Yellow Alarm State Change bit of the Alarm and Error Status Register to one indicating there
is a change in state of Yellow Alarm. This status indicator is valid until the Framer Interrupt Status Register is
read.
Reading this register clears the associated interrupt if Reset-Upon-Read is selected in Interrupt Control Regis-
ter (ICR). Otherwise, a write-to-clear operation by the microprocessor is required to reset these status indica-
tors.
The table below shows the Receive Yellow Alarm State Change status bits of the Alarm and Error Status Reg-
ister.
The table below shows the Receive AIS State Change status bits of the Alarm and Error Status Register.
The Receive Yellow Alarm State bit of the Alarm and Error Status Register (AESR), on the other hand, is a
read-only bit indicating there is Yellow Alarm detected in the incoming DS1 frame.
ALARM AND ERROR INTERRUPT ENABLE REGISTER (AEIER) (ADDRESS = 0X0B03H)
B
IT
N
UMBER
B
IT
N
AME
B
IT
T
YPE
B
IT
D
ESCRIPTION
0
Receive Yellow
Alarm State Change
Interrupt Enable
R/W
0 - The Receive Yellow Alarm State Change interrupt is disabled. Any state
change of Receive Yellow Alarm will not generate an interrupt.
1 - The Receive Yellow Alarm State Change interrupt is enabled. Any state change
of Receive Yellow Alarm will generate an interrupt.
BLOCK INTERRUPT ENABLE REGISTER (BIER) (ADDRESS = 0X0B01H)
B
IT
N
UMBER
B
IT
N
AME
B
IT
T
YPE
B
IT
D
ESCRIPTION
1
Alarm and Error
Interrupt Enable
R/W
0 - Every interrupt generated by the Alarm and Error Interrupt Status Register
(AEISR) is disabled.
1 - Every interrupt generated by the Alarm and Error Interrupt Status Register
(AEISR) is enabled.
ALARM AND ERROR STATUS REGISTER (AESR)(ADDRESS = 0X0B02H)
B
IT
N
UMBER
B
IT
N
AME
B
IT
T
YPE
B
IT
D
ESCRIPTION
0
Receive Yellow
Alarm State Change
RUR /
WC
0 - There is no change of Yellow Alarm state in the incoming DS1 payload data.
1 - There is change of Yellow Alarm state in the incoming DS1 payload data.