參數(shù)資料
型號： XRT83SL28IV
廠商： EXAR CORP
元件分類： 數(shù)字傳輸電路
英文描述： 8-CHANNEL E1 SHORT-HAUL LINE INTERFACE UNIT
中文描述： DATACOM, PCM TRANSCEIVER, PQFP144
封裝： 20 X 20 MM, 1.40 MM HEIGHT, TQFP-144
文件頁數(shù)： 6/47頁
文件大?。?/td> 377K
代理商： XRT83SL28IV
XRT83SL28
8-CHANNEL E1 SHORT-HAUL LINE INTERFACE UNIT
xr
REV. 1.0.0
II
3.1.1 LOCAL ANALOG LOOPBACK .................................................................................................................................. 24
F
IGURE
18. S
IMPLIFIED
B
LOCK
D
IAGRAM
OF
L
OCAL
A
NALOG
L
OOPBACK
......................................................................................... 24
3.1.2 REMOTE LOOPBACK................................................................................................................................................ 24
F
IGURE
19. S
IMPLIFIED
B
LOCK
D
IAGRAM
OF
R
EMOTE
L
OOPBACK
.................................................................................................... 24
3.1.3 DIGITAL LOOPBACK................................................................................................................................................. 25
F
IGURE
20. S
IMPLIFIED
B
LOCK
D
IAGRAM
OF
D
IGITAL
L
OOPBACK
..................................................................................................... 25
3.2 LINE CARD REDUNDANCY ........................................................................................................................... 26
3.2.1 1:1 AND 1+1 REDUNDANCY WITHOUT RELAYS.................................................................................................... 26
3.2.2 TRANSMIT INTERFACE WITH 1:1 AND 1+1 REDUNDANCY.................................................................................. 26
F
IGURE
21. S
IMPLIFIED
B
LOCK
D
IAGRAM
OF
THE
T
RANSMIT
I
NTERFACE
FOR
1:1
AND
1+1 R
EDUNDANCY
......................................... 26
3.2.3 RECEIVE INTERFACE WITH 1:1 AND 1+1 REDUNDANCY..................................................................................... 27
F
IGURE
22. S
IMPLIFIED
B
LOCK
D
IAGRAM
OF
THE
R
ECEIVE
I
NTERFACE
FOR
1:1
AND
1+1 R
EDUNDANCY
........................................... 27
3.2.4 N+1 REDUNDANCY USING EXTERNAL RELAYS ................................................................................................... 27
3.2.5 TRANSMIT INTERFACE WITH N+1 REDUNDANCY ................................................................................................ 28
F
IGURE
23. S
IMPLIFIED
B
LOCK
D
IAGRAM
OF
THE
T
RANSMIT
I
NTERFACE
FOR
N+1 R
EDUNDANCY
...................................................... 28
3.2.6 RECEIVE INTERFACE WITH N+1 REDUNDANCY................................................................................................... 29
F
IGURE
24. S
IMPLIFIED
B
LOCK
D
IAGRAM
OF
THE
R
ECEIVE
I
NTERFACE
FOR
N+1 R
EDUNDANCY
........................................................ 29
3.3 POWER FAILURE PROTECTION .................................................................................................................. 30
3.4 OVERVOLTAGE AND OVERCURRENT PROTECTION ............................................................................... 30
3.5 NON-INTRUSIVE MONITORING .................................................................................................................... 30
F
IGURE
25. S
IMPLIFIED
B
LOCK
D
IAGRAM
OF
A
N
ON
-I
NTRUSIVE
M
ONITORING
A
PPLICATION
............................................................... 30
4.0 SERIAL MICROPROCESSOR INTERFACE BLOCK ..........................................................................31
F
IGURE
26. S
IMPLIFIED
B
LOCK
D
IAGRAM
OF
THE
S
ERIAL
M
ICROPROCESSOR
I
NTERFACE
................................................................. 31
4.1 SERIAL TIMING INFORMATION .................................................................................................................... 31
F
IGURE
27. T
IMING
D
IAGRAM
FOR
THE
S
ERIAL
M
ICROPROCESSOR
I
NTERFACE
................................................................................ 31
4.2 16-BIT SERIAL DATA INPUT DESCRIPTION ............................................................................................... 32
4.2.1 R/W (SCLK1)............................................................................................................................................................... 32
4.2.2 A[5:0] (SCLK2 - SCLK7)............................................................................................................................................. 32
4.2.3 X (DUMMY BIT SCLK8).............................................................................................................................................. 32
4.2.4 D[7:0] (SCLK9 - SCLK16)........................................................................................................................................... 32
4.3 8-BIT SERIAL DATA OUTPUT DESCRIPTION ............................................................................................. 32
T
ABLE
6: M
ICROPROCESSOR
R
EGISTER
D
ESCRIPTION
.................................................................................................................... 33
T
ABLE
7: M
ICROPROCESSOR
R
EGISTER
0
X
00
H
B
IT
D
ESCRIPTION
................................................................................................... 35
T
ABLE
8: M
ICROPROCESSOR
R
EGISTER
0
X
01
H
B
IT
D
ESCRIPTION
................................................................................................... 36
T
ABLE
9: M
ICROPROCESSOR
R
EGISTER
0
X
02
H
B
IT
D
ESCRIPTION
................................................................................................... 36
T
ABLE
10: M
ICROPROCESSOR
R
EGISTER
B
IT
D
ESCRIPTION
............................................................................................................ 36
T
ABLE
11: M
ICROPROCESSOR
R
EGISTER
B
IT
D
ESCRIPTION
............................................................................................................ 38
T
ABLE
12: M
ICROPROCESSOR
R
EGISTER
B
IT
D
ESCRIPTION
............................................................................................................ 38
T
ABLE
13: M
ICROPROCESSOR
R
EGISTER
B
IT
D
ESCRIPTION
............................................................................................................ 39
ELECTRICAL CHARACTERISTICS................................................................................41
T
ABLE
14: A
BSOLUTE
M
AXIMUM
R
ATINGS
....................................................................................................................................... 41
T
ABLE
15: DC D
IGITAL
I
NPUT
AND
O
UTPUT
E
LECTRICAL
C
HARACTERISTICS
.................................................................................... 41
T
ABLE
16: AC E
LECTRICAL
C
HARACTERISTICS
............................................................................................................................... 41
T
ABLE
17: P
OWER
C
ONSUMPTION
.................................................................................................................................................. 41
T
ABLE
18: R
ECEIVER
E
LECTRICAL
C
HARACTERISTICS
..................................................................................................................... 42
T
ABLE
19: E1 T
RANSMITTER
E
LECTRICAL
C
HARACTERISTICS
.......................................................................................................... 43
ORDERING INFORMATION.............................................................................................44
PACKAGE DIMENSIONS.................................................................................................44
R
EVISION
H
ISTORY
.......................................................................................................................................45
相關(guān)PDF資料
PDF描述
XRT83SL30 SINGLE-CHANNEL T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR
XRT83SL30IV SINGLE-CHANNEL T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR
XRT83VSH28 8-CHANNEL E1 SHORT-HAUL LINE INTERFACE UNIT
XRT83VSH28IB 8-CHANNEL E1 SHORT-HAUL LINE INTERFACE UNIT
XRT83VSH314 14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XRT83SL28IV-F 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
XRT83SL30 制造商:EXAR 制造商全稱:EXAR 功能描述:SINGLE-CHANNEL T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR
XRT83SL30ES 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 1 CHT1/E1 LIUSH RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
XRT83SL30IV 制造商:EXAR 制造商全稱:EXAR 功能描述:SINGLE-CHANNEL T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR
XRT83SL30IV-F 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*